forked from ~ljy/RK356X_SDK_RELEASE

hc
2024-10-22 8ac6c7a54ed1b98d142dce24b11c6de6a1e239a5
kernel/tools/perf/pmu-events/arch/x86/sandybridge/other.json
....@@ -9,6 +9,15 @@
99 "CounterHTOff": "0,1,2,3,4,5,6,7"
1010 },
1111 {
12
+ "EventCode": "0x4E",
13
+ "Counter": "0,1,2,3",
14
+ "UMask": "0x2",
15
+ "EventName": "HW_PRE_REQ.DL1_MISS",
16
+ "SampleAfterValue": "2000003",
17
+ "BriefDescription": "Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for .",
18
+ "CounterHTOff": "0,1,2,3,4,5,6,7"
19
+ },
20
+ {
1221 "EventCode": "0x5C",
1322 "Counter": "0,1,2,3",
1423 "UMask": "0x1",
....@@ -35,15 +44,6 @@
3544 "EventName": "CPL_CYCLES.RING123",
3645 "SampleAfterValue": "2000003",
3746 "BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3.",
38
- "CounterHTOff": "0,1,2,3,4,5,6,7"
39
- },
40
- {
41
- "EventCode": "0x4E",
42
- "Counter": "0,1,2,3",
43
- "UMask": "0x2",
44
- "EventName": "HW_PRE_REQ.DL1_MISS",
45
- "SampleAfterValue": "2000003",
46
- "BriefDescription": "Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for .",
4747 "CounterHTOff": "0,1,2,3,4,5,6,7"
4848 },
4949 {