.. | .. |
---|
86 | 86 | /* 2 values for divider stage reset, others for "testing purposes only" */ |
---|
87 | 87 | # define RTC_DIV_RESET1 0x60 |
---|
88 | 88 | # define RTC_DIV_RESET2 0x70 |
---|
| 89 | + /* In AMD BKDG bit 5 and 6 are reserved, bit 4 is for select dv0 bank */ |
---|
| 90 | +# define RTC_AMD_BANK_SELECT 0x10 |
---|
89 | 91 | /* Periodic intr. / Square wave rate select. 0=none, 1=32.8kHz,... 15=2Hz */ |
---|
90 | 92 | # define RTC_RATE_SELECT 0x0F |
---|
91 | 93 | |
---|
.. | .. |
---|
123 | 125 | #define RTC_IO_EXTENT_USED RTC_IO_EXTENT |
---|
124 | 126 | #endif /* ARCH_RTC_LOCATION */ |
---|
125 | 127 | |
---|
126 | | -unsigned int mc146818_get_time(struct rtc_time *time); |
---|
| 128 | +bool mc146818_does_rtc_work(void); |
---|
| 129 | +int mc146818_get_time(struct rtc_time *time); |
---|
127 | 130 | int mc146818_set_time(struct rtc_time *time); |
---|
128 | 131 | |
---|
| 132 | +bool mc146818_avoid_UIP(void (*callback)(unsigned char seconds, void *param), |
---|
| 133 | + void *param); |
---|
| 134 | + |
---|
129 | 135 | #endif /* _MC146818RTC_H */ |
---|