修改4g拨号为QMI,需要在系统里后台执行quectel-CM

hc

2024-10-22 8ac6c7a54ed1b98d142dce24b11c6de6a1e239a5

 kernel/drivers/crypto/hisilicon/Kconfig
..
..
@@ -2,8 +2,9 @@
2
2
 
3
3
 config CRYPTO_DEV_HISI_SEC
4
4
 	tristate "Support for Hisilicon SEC crypto block cipher accelerator"
5
-	select CRYPTO_BLKCIPHER
5
+	select CRYPTO_SKCIPHER
6
6
 	select CRYPTO_ALGAPI
7
+	select CRYPTO_LIB_DES
7
8
 	select SG_SPLIT
8
9
 	depends on ARM64 || COMPILE_TEST
9
10
 	depends on HAS_IOMEM
..
..
@@ -12,3 +13,61 @@
12
13
 
13
14
 	  To compile this as a module, choose M here: the module
14
15
 	  will be called hisi_sec.
16
+
17
+config CRYPTO_DEV_HISI_SEC2
18
+	tristate "Support for HiSilicon SEC2 crypto block cipher accelerator"
19
+	select CRYPTO_SKCIPHER
20
+	select CRYPTO_ALGAPI
21
+	select CRYPTO_LIB_DES
22
+	select CRYPTO_DEV_HISI_QM
23
+	select CRYPTO_AEAD
24
+	select CRYPTO_AUTHENC
25
+	select CRYPTO_HMAC
26
+	select CRYPTO_SHA1
27
+	select CRYPTO_SHA256
28
+	select CRYPTO_SHA512
29
+	depends on PCI && PCI_MSI
30
+	depends on UACCE || UACCE=n
31
+	depends on ARM64 || (COMPILE_TEST && 64BIT)
32
+	depends on ACPI
33
+	help
34
+	  Support for HiSilicon SEC Engine of version 2 in crypto subsystem.
35
+	  It provides AES, SM4, and 3DES algorithms with ECB
36
+	  CBC, and XTS cipher mode, and AEAD algorithms.
37
+
38
+	  To compile this as a module, choose M here: the module
39
+          will be called hisi_sec2.
40
+
41
+config CRYPTO_DEV_HISI_QM
42
+	tristate
43
+	depends on ARM64 || COMPILE_TEST
44
+	depends on PCI && PCI_MSI
45
+	depends on UACCE || UACCE=n
46
+	depends on ACPI
47
+	help
48
+	  HiSilicon accelerator engines use a common queue management
49
+	  interface. Specific engine driver may use this module.
50
+
51
+config CRYPTO_DEV_HISI_ZIP
52
+	tristate "Support for HiSilicon ZIP accelerator"
53
+	depends on PCI && PCI_MSI
54
+	depends on ARM64 || (COMPILE_TEST && 64BIT)
55
+	depends on !CPU_BIG_ENDIAN || COMPILE_TEST
56
+	depends on UACCE || UACCE=n
57
+	depends on ACPI
58
+	select CRYPTO_DEV_HISI_QM
59
+	help
60
+	  Support for HiSilicon ZIP Driver
61
+
62
+config CRYPTO_DEV_HISI_HPRE
63
+	tristate "Support for HISI HPRE accelerator"
64
+	depends on PCI && PCI_MSI
65
+	depends on UACCE || UACCE=n
66
+	depends on ARM64 || (COMPILE_TEST && 64BIT)
67
+	depends on ACPI
68
+	select CRYPTO_DEV_HISI_QM
69
+	select CRYPTO_DH
70
+	select CRYPTO_RSA
71
+	help
72
+	  Support for HiSilicon HPRE(High Performance RSA Engine)
73
+	  accelerator, which can accelerate RSA and DH algorithms.