forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2024-10-22 8ac6c7a54ed1b98d142dce24b11c6de6a1e239a5 
 kernel/arch/arm64/boot/dts/rockchip/NK-R36S0.dtsi
....@@ -8,6 +8,7 @@
88 
99 #include <dt-bindings/gpio/gpio.h>
1010 #include <dt-bindings/pinctrl/rockchip.h>
11
+#include <dt-bindings/display/media-bus-format.h>
1112 #include "rk3568.dtsi"
1213 #include "rk3568-evb.dtsi"
1314 
....@@ -17,7 +18,8 @@
1718 
1819 	rk_headset: rk-headset {
1920 		compatible = "rockchip_headset";
20
-		headset_gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
21
+		headset_gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_LOW>;
22
+		spk_ctl_gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_LOW>;//AMP_SD_GPIO4_C2_3V3
2123 		pinctrl-names = "default";
2224 		pinctrl-0 = <&hp_det>;
2325 	};
....@@ -32,15 +34,6 @@
3234 		vin-supply = <&vcc3v3_sys>;
3335 	};
3436 
35
-	vcc3v3_vga: vcc3v3-vga {
36
-		compatible = "regulator-fixed";
37
-		regulator-name = "vcc3v3_vga";
38
-		regulator-always-on;
39
-		regulator-boot-on;
40
-		gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
41
-		enable-active-high;
42
-		vin-supply = <&vcc3v3_sys>;
43
-	};
4437 
4538 	pcie30_avdd0v9: pcie30-avdd0v9 {
4639 		compatible = "regulator-fixed";
....@@ -67,7 +60,9 @@
6760 		regulator-name = "vcc3v3_pcie";
6861 		regulator-min-microvolt = <3300000>;
6962 		regulator-max-microvolt = <3300000>;
63
+		regulator-always-on;
7064 		enable-active-high;
65
+		regulator-boot-on;
7166 		gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
7267 		startup-delay-us = <5000>;
7368 		vin-supply = <&dc_12v>;
....@@ -95,37 +90,194 @@
9590     	};
9691 #endif
9792 
93
+#if 0
94
+		leds: leds {
95
+		compatible = "gpio-leds";
96
+		sig_led: sig_led {
97
+			gpios = <&gpio4 RK_PC4 GPIO_ACTIVE_HIGH>;
98
+			default-state = "on";
99
+		};
100
+	};
101
+	
102
+		leds: leds {
103
+		compatible = "gpio-leds";	
104
+		err_led: err_led {
105
+			gpios = <&gpio4 RK_PD2 GPIO_ACTIVE_HIGH>;
106
+			default-state = "on";
107
+		};
108
+	};
109
+#endif
110
+
111
+	ndj_io_init {
112
+         	compatible = "nk_io_control";	
113
+			pinctrl-names = "default";
114
+        	pinctrl-0 = <&nk_io_gpio>;
115
+			
116
+			//gpio_op0 = <&gpio1 RK_PD0 GPIO_ACTIVE_HIGH>;
117
+			
118
+			vcc_5v {
119
+				gpio_num = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; //VCC5_IO_EN_GPIO1_A4_3V3
120
+				gpio_function = <0>;	
121
+			};
122
+			
123
+			vcc_12v {
124
+				gpio_num = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;  //VCC12_IO_EN_GPIO0_C7_3V3
125
+				gpio_function = <0>;
126
+			};
127
+			
128
+			vcc_3.3v {
129
+				gpio_num = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; //VCC3_IO_EN_GPIO0_C4_3V3
130
+				gpio_function = <0>;
131
+			};
132
+			
133
+			ax88772_rst {
134
+				gpio_num = <&gpio3 RK_PB5 GPIO_ACTIVE_HIGH>;  //AX88772_RST_GPIO3_B5_3V3
135
+				gpio_function = <3>;
136
+			};
137
+			
138
+			ax88631_rst {
139
+				gpio_num = <&gpio3 RK_PB6 GPIO_ACTIVE_HIGH>;  //AX88772_RST_GPIO3_B6_3V3
140
+				gpio_function = <3>;
141
+			};
142
+/*
143
+			hub_host3 {
144
+				gpio_num = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>; //HOST3_EN_GPIO4_B2_1V8
145
+				gpio_function = <0>;
146
+			};
147
+*/			
148
+			wake_4g {
149
+				gpio_num = <&gpio1 RK_PB1 GPIO_ACTIVE_LOW>; //4G_WAKEUP_GPIO01_B1_3V3
150
+				gpio_function = <0>;
151
+			};
152
+			
153
+			air_mode_4g {
154
+				gpio_num = <&gpio1 RK_PB0 GPIO_ACTIVE_LOW>; //4G_AIR_MODE_GPIO01_B0_3V3
155
+				gpio_function = <0>;
156
+			};
157
+			
158
+			reset_4g {
159
+				gpio_num = <&gpio1 RK_PB2 GPIO_ACTIVE_LOW>; //4G_RST_GPIO01_B2_3V3
160
+				gpio_function = <3>;
161
+			};
162
+			
163
+			en_4g {
164
+				gpio_num = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>; //4G_PWREN_H_GPIO0_C6
165
+				gpio_function = <0>;
166
+			};
167
+			
168
+			//gpio99 {
169
+			//	gpio_num = <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>;//HP_EN_GPIO3_A6_3V3
170
+			//	gpio_function = <1>;
171
+			//};
172
+			
173
+			wifi_power_en {
174
+				gpio_num = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
175
+				gpio_function = <0>;
176
+			};
177
+	#if 0		
178
+			do1 {
179
+				gpio_num = <&gpio1 RK_PD0 GPIO_ACTIVE_LOW>; 
180
+				gpio_function = <0>;
181
+			};
182
+			
183
+			do2 {
184
+				gpio_num = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
185
+				gpio_function = <0>;
186
+			};
187
+			
188
+			do3 {
189
+				gpio_num = <&gpio1 RK_PD1 GPIO_ACTIVE_HIGH>;
190
+				gpio_function = <0>;
191
+			};
192
+			
193
+			do4 {
194
+				gpio_num = <&gpio1 RK_PD3 GPIO_ACTIVE_HIGH>;
195
+				gpio_function = <0>;
196
+			};
197
+			
198
+			do5 {
199
+				gpio_num = <&gpio2 RK_PD6 GPIO_ACTIVE_LOW>; 
200
+				gpio_function = <0>;
201
+			};
202
+			
203
+			do6 {
204
+				gpio_num = <&gpio2 RK_PD7 GPIO_ACTIVE_LOW>; 
205
+				gpio_function = <0>;
206
+			};
207
+			
208
+			do7 {
209
+				gpio_num = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>; 
210
+				gpio_function = <0>;
211
+			};
212
+			
213
+			di1 {
214
+				gpio_num = <&gpio2 RK_PD5 GPIO_ACTIVE_HIGH>;
215
+				gpio_function = <1>;
216
+			};
217
+	#endif
218
+		};
219
+#if 0			
98220 	    nk_io_init {
99221                 compatible = "nk_io_control";
100
-				usb_en_oc_gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;  //USB_EN_OC_GPIO0_A5
101
-				lcd_bk_en_gpio = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>; //LCD0_BKLT_EN_3V3
102
-				lcd_pwblk_gpio = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;  //LCD0_BKLT_EN_3V3
103
-				vcc3_io_en_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; //VCC3_IO_EN_GPIO0_C4_3V3
222
+//				vcc3_io_en_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; //VCC3_IO_EN_GPIO0_C4_3V3
104223                 hub_host2_5V_rest_gpio = <&gpio4 RK_PD2 GPIO_ACTIVE_HIGH>; //HUB_RST_GPIO4_D2_3V3
105224                 hub_host3_5v_gpio = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>; //HOST3_EN_GPIO4_B2_1V8
106
-//              hub_host3_5V_rest_gpio = <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>; 
107225                 vcc_5v_io = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>;   //VCC5_IO_EN_GPIO1_A4_3V3
108226                 vcc_12v_io = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; //VCC12_IO_EN_GPIO0_C7_3V3
109227                 en_4g_gpio = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>; //4G_PWREN_H_GPIO0_C6
110228                 reset_4g_gpio = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>; //4G_RST_GPIO01_B2_3V3
111229                 air_mode_4g_gpio = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>; //4G_AIR_MODE_GPIO01_B0_3V3
112230                 wake_4g_gpio = <&gpio1 RK_PB1 GPIO_ACTIVE_HIGH>; //4G_WAKEUP_GPIO01_B1_3V3
113
-                
114
-				edp_enable_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>;
115
-                edp_gpio0 = <&gpio3 RK_PD2 GPIO_ACTIVE_LOW>; //7511_GPIO0-GPIO3_D2
116
-				edp_gpio1 = <&gpio3 RK_PD3 GPIO_ACTIVE_LOW>; //7511_GPIO1-GPIO3_D3
117
-				edp_gpio2 = <&gpio3 RK_PD4 GPIO_ACTIVE_LOW>; //7511_GPIO2-GPIO3_D4
118
-				edp_gpio3 = <&gpio3 RK_PD5 GPIO_ACTIVE_LOW>; //7511_GPIO3-GPIO3_D5
119
-                edp_reset = <&gpio3 RK_PD1 GPIO_ACTIVE_LOW>; //7511_RST_GPIO3_D1
120
-//              tp_reset = <&gpio3 RK_PA7 GPIO_ACTIVE_HIGH>;
121
-//              vddio_mipi = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>;
122
-		
231
+				hp_en_gpio = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;//HP_EN_GPIO3_A6_3V3
232
+//              spk_out_gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_HIGH>;//AMP_SD_GPIO4_C2_3V3			
123233 				wifi_power_en_gpio = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
124
-
234
+//				pcie_power_en_gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;//PCIE_PWREN_H_GPIO0_D4				
125235 				pinctrl-names = "default";
126
-				pinctrl-0 = <&nk_io_gpio>;
127
-				nodka_lvds = <9>;
236
+				pinctrl-0 = <&nk_io_gpio>;				
128237         };
238
+#endif	
239
+		panel: panel {
240
+				compatible = "simple-panel";
241
+				backlight = <&backlight>;
242
+				power-supply = <&vcc3v3_lcd0_n>;
243
+				enable-gpios = <&gpio2 RK_PD4 GPIO_ACTIVE_HIGH>; //LCD0_VDD_H_GPIO2_D4
244
+				reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_LOW>; //7511_RST_GPIO3_D1
245
+				edp-bl-gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;  //LCD0_BKLT_EN_3V3
246
+				edp-bl-en = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>; //LCD0_BKLT_EN_3V3
247
+				bus-format = <MEDIA_BUS_FMT_RGB888_1X24>;
248
+				bpc = <8>;
249
+				prepare-delay-ms = <200>;
250
+				enable-delay-ms = <20>;
251
+				lvds-gpio0 = <&gpio3 RK_PD2 GPIO_ACTIVE_HIGH>; //7511_GPIO0-GPIO3_D2 
252
+				lvds-gpio1 = <&gpio3 RK_PD3 GPIO_ACTIVE_HIGH>; //7511_GPIO1-GPIO3_D3 
253
+				lvds-gpio2 = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>; //7511_GPIO2-GPIO3_D4 
254
+				lvds-gpio3 = <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>; //7511_GPIO3-GPIO3_D5
255
+				nodka-lvds = <15>;
256
+
257
+				display-timings {
258
+                native-mode = <&timing>;
259
+                timing: timing {
260
+					clock-frequency = <72500000>;
261
+					hactive = <1280>;
262
+					vactive = <800>;
263
+					hfront-porch = <70>;
264
+					hsync-len = <2>;
265
+					hback-porch = <88>;
266
+					vfront-porch = <7>;
267
+					vsync-len = <4>;
268
+					vback-porch = <17>;
269
+					hsync-active = <21>;
270
+					vsync-active = <0>;
271
+					de-active = <0>;
272
+					pixelclk-active = <0>;			
273
+					};
274
+				};
275
+				ports {
276
+					panel_in_lvds: endpoint {
277
+					remote-endpoint = <&lvds_out>;
278
+						};
279
+					};   
280
+				};
129281 };
130282 
131283 &combphy0_us {
....@@ -141,11 +293,11 @@
141293 };
142294 
143295 &csi2_dphy_hw {
144
-	status = "okay";
296
+	status = "disabled";
145297 };
146298 
147299 &csi2_dphy0 {
148
-	status = "okay";
300
+	status = "disabled";
149301 
150302 	ports {
151303 		#address-cells = <1>;
....@@ -188,8 +340,12 @@
188340  * video_phy0 needs to be enabled
189341  * when dsi0 is enabled
190342  */
343
+&video_phy0 {
344
+	status = "disabled";
345
+};
346
+
191347 &dsi0 {
192
-	status = "okay";
348
+	status = "disabled";
193349 };
194350 
195351 &dsi0_in_vp0 {
....@@ -197,7 +353,7 @@
197353 };
198354 
199355 &dsi0_in_vp1 {
200
-	status = "okay";
356
+	status = "disabled";
201357 };
202358 
203359 &dsi0_panel {
....@@ -208,6 +364,10 @@
208364  * video_phy1 needs to be enabled
209365  * when dsi1 is enabled
210366  */
367
+ 
368
+&video_phy1 {
369
+	status = "disabled";
370
+}; 
211371 &dsi1 {
212372 	status = "disabled";
213373 };
....@@ -221,31 +381,117 @@
221381 };
222382 
223383 &dsi1_panel {
224
-	power-supply = <&vcc3v3_lcd1_n>;
384
+//	power-supply = <&vcc3v3_lcd1_n>;   //MIPI_3V3EN_GPIO3_A3_d_3V3
385
+    vddio-mipi = <&gpio3 RK_PA4 GPIO_ACTIVE_HIGH>; //MIPI_EN_1V8_GPIO3_A4_d_3V3
386
+    reset-gpios = <&gpio3 RK_PC7 GPIO_ACTIVE_LOW>; //MIPI_RST_L_GPIO3_C7
387
+    vcc-5v-gpio = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; //VCC5_IO_EN_GPIO1_A4_3V3
388
+    pinctrl-names = "default";
389
+    pinctrl-0 = <&lcd1_rst_gpio>;
225390 };
226391 
392
+&route_dsi1 {
393
+	status = "disabled";
394
+	connect = <&vp1_out_dsi1>;
395
+};
396
+
397
+
398
+/*
399
+*  edp_start
400
+*/
401
+
227402 &edp {
228
-	hpd-gpios = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;
229
-	status = "okay";
403
+    force-hpd;
404
+	status = "disabled";
230405 };
231406 
232407 &edp_phy {
233
-	status = "okay";
408
+	status = "disabled";
234409 };
235410 
236411 &edp_in_vp0 {
237
-	status = "okay";
412
+    status = "disabled";
238413 };
239414 
240415 &edp_in_vp1 {
416
+    status = "disabled";
417
+
418
+};
419
+
420
+&route_edp {
421
+    status = "disabled";
422
+    connect = <&vp1_out_edp>;
423
+};
424
+
425
+&route_edp {
241426 	status = "disabled";
242427 };
428
+
429
+&lvds {
430
+	status = "disabled";
431
+	ports {
432
+		port@1 {
433
+			reg = <1>;
434
+			lvds_out:endpoint {
435
+				remote-endpoint = <&panel_in_lvds>;
436
+			};
437
+		};
438
+	};
439
+};
440
+
441
+&route_lvds{
442
+	status = "okay";
443
+	connect = <&vp1_out_lvds>;
444
+};
445
+
446
+&lvds_in_vp1 {
447
+	status = "disabled";
448
+};
449
+
450
+/*
451
+*  edp_end
452
+*/
453
+
454
+/*
455
+*  Hdmi_start
456
+*/
457
+
458
+&hdmi {
459
+	status = "okay";
460
+	rockchip,phy-table =
461
+		<92812500  0x8009 0x0000 0x0270>,
462
+		<165000000 0x800b 0x0000 0x026d>,
463
+		<185625000 0x800b 0x0000 0x01ed>,
464
+		<297000000 0x800b 0x0000 0x01ad>,
465
+		<594000000 0x8029 0x0000 0x0088>,
466
+		<000000000 0x0000 0x0000 0x0000>;
467
+};
468
+
469
+&route_hdmi {
470
+	status = "okay";
471
+	connect = <&vp0_out_hdmi>;
472
+};
473
+
474
+&hdmi_in_vp0 {
475
+	status = "okay";
476
+};
477
+
478
+&hdmi_in_vp1 {
479
+	status = "disabled";
480
+};
481
+
482
+&hdmi_sound {
483
+	status = "okay";
484
+};
485
+
486
+/*
487
+ *  Hdmi_END
488
+*/
243489 
244490 &gmac0 {
245491 	phy-mode = "rgmii";
246492 	clock_in_out = "output";
247493 
248
-	snps,reset-gpio = <&gpio2 RK_PD3 GPIO_ACTIVE_LOW>;
494
+	snps,reset-gpio = <&gpio2 RK_PC6 GPIO_ACTIVE_LOW>;
249495 	snps,reset-active-low;
250496 	/* Reset time is 20ms, 100ms for rtl8211f */
251497 	snps,reset-delays-us = <0 20000 100000>;
....@@ -265,7 +511,9 @@
265511 	rx_delay = <0x2f>;
266512 
267513 	phy-handle = <&rgmii_phy0>;
514
+	
268515 	status = "disabled";
516
+	
269517 };
270518 
271519 &gmac1 {
....@@ -299,9 +547,7 @@
299547  * power-supply should switche to vcc3v3_lcd1_n
300548  * when mipi panel is connected to dsi1.
301549  */
302
-&gt1x {
303
-	power-supply = <&vcc3v3_lcd0_n>;
304
-};
550
+
305551 
306552 &i2c3 {
307553 	status = "okay";
....@@ -317,13 +563,10 @@
317563                 compatible = "nk_mcu";
318564                 reg = <0x15>;
319565         };
320
-
321
-
322
-
323566 };
324567 
325568 &i2c4 {
326
-	status = "okay";
569
+	status = "disabled";
327570 	gc8034: gc8034@37 {
328571 		compatible = "galaxycore,gc8034";
329572 		status = "okay";
....@@ -335,7 +578,6 @@
335578 		reset-gpios = <&gpio3 RK_PB6 GPIO_ACTIVE_LOW>;
336579 		pwdn-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_LOW>;
337580 		rockchip,grf = <&grf>;
338
-		power-domains = <&power RK3568_PD_VI>;
339581 		rockchip,camera-module-index = <0>;
340582 		rockchip,camera-module-facing = "back";
341583 		rockchip,camera-module-name = "RK-CMK-8M-2-v1";
....@@ -369,7 +611,7 @@
369611 		};
370612 	};
371613 	ov5695: ov5695@36 {
372
-		status = "okay";
614
+		status = "disabled";
373615 		compatible = "ovti,ov5695";
374616 		reg = <0x36>;
375617 		clocks = <&cru CLK_CIF_OUT>;
....@@ -392,6 +634,19 @@
392634 	};
393635 };
394636 
637
+&i2c5 {
638
+	status = "okay";
639
+
640
+	hym8563: hym8563@51 {
641
+		compatible = "haoyu,hym8563";
642
+		reg = <0x51>;
643
+		#clock-cells = <0>;
644
+		clock-frequency = <32768>;
645
+		clock-output-names = "xin32k";
646
+		/* rtc_int is not connected */
647
+	};
648
+};
649
+
395650 &mdio0 {
396651 	rgmii_phy0: phy@0 {
397652 		compatible = "ethernet-phy-ieee802.3-c22";
....@@ -406,20 +661,14 @@
406661 	};
407662 };
408663 
409
-&video_phy0 {
410
-	status = "okay";
411
-};
412664 
413
-&video_phy1 {
665
+
666
+&pcie30phy {
414667 	status = "disabled";
415668 };
416669 
417
-&pcie30phy {
418
-	status = "okay";
419
-};
420
-
421
-&pcie3x2 {
422
-	reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
670
+&pcie2x1 {
671
+	reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
423672 	vpcie3v3-supply = <&vcc3v3_pcie>;
424673 	status = "okay";
425674 };
....@@ -434,7 +683,8 @@
434683 //	};
435684 	headphone {
436685 		hp_det: hp-det {
437
-			rockchip,pins = <3 RK_PC2 RK_FUNC_GPIO &pcfg_pull_down>;
686
+			rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_down>,
687
+							<4 RK_PC2 RK_FUNC_GPIO &pcfg_pull_down>;
438688 		};
439689 	};
440690 
....@@ -449,23 +699,65 @@
449699 			rockchip,pins = <2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
450700 		};
451701 	};
702
+	
703
+	lcd1 {
704
+        lcd1_rst_gpio: lcd1-rst-gpio {
705
+            rockchip,pins = <3 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>;
706
+        };
707
+    };
708
+		
452709 	nk_io_init{
453710 		nk_io_gpio: nk-io-gpio{
454
-            rockchip,pins = <0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>;
711
+			rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
712
+							<0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>,
713
+							<0 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>,
714
+							<4 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>,
715
+							<4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
716
+							<1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
717
+							<0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>,
718
+							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
719
+							<1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
720
+							<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>,
721
+							<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
722
+							<3 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>,
723
+							<3 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>,
724
+							<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>,
725
+							<3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,
726
+							<3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
727
+							<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
728
+							<3 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,
729
+							<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>,
730
+							<0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B0_u_3V3  DO1 8
731
+							<0 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B3_u_3V3  DO2 11
732
+							<0 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B4_u_3V3  DO3 12
733
+							<0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B5_u_3V3  DO4 13
734
+							<0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B6_u_3V3  DO5 14
735
+							
736
+							<0 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C0_d_3V3  DI1 16
737
+							<0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C1_d_3V3  DI2 17
738
+							<0 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C2_d_3V3  DI3 18
739
+							<0 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C3_d_3V3  DI4 19
740
+							<0 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C5_d_3V3  DI5 21
741
+							<0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>,
742
+							<4 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>, //sig_led
743
+							<4 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>, //err_led
744
+							<4 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>, //run_led
745
+							<4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>; //HOST3_EN_GPIO4_B2_1V8
746
+
455747 		};
456748 	};
457749 };
458750 
459751 &rkisp {
460
-	status = "okay";
752
+	status = "disabled";
461753 };
462754 
463755 &rkisp_mmu {
464
-	status = "okay";
756
+	status = "disabled";
465757 };
466758 
467759 &rkisp_vir0 {
468
-	status = "okay";
760
+	status = "disabled";
469761 
470762 	port {
471763 		#address-cells = <1>;
....@@ -478,15 +770,7 @@
478770 	};
479771 };
480772 
481
-&route_dsi0 {
482
-	status = "okay";
483
-	connect = <&vp1_out_dsi0>;
484
-};
485773 
486
-&route_edp {
487
-	status = "okay";
488
-	connect = <&vp0_out_edp>;
489
-};
490774 
491775 &sata2 {
492776 	status = "okay";
....@@ -524,15 +808,6 @@
524808 	pinctrl-0 = <&uart8m0_xfer &uart8m0_ctsn>;
525809 };
526810 
527
-&vcc3v3_lcd0_n {
528
-	gpio = <&gpio2 RK_PD4 GPIO_ACTIVE_HIGH>;
529
-	enable-active-high;
530
-};
531
-
532
-&vcc3v3_lcd1_n {
533
-	gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
534
-	enable-active-high;
535
-};
536811 
537812 &wireless_wlan {
538813 	pinctrl-names = "default";
....@@ -546,18 +821,23 @@
546821 	clock-names = "ext_clock";
547822 	//wifi-bt-power-toggle;
548823 	uart_rts_gpios = <&gpio2 RK_PB5 GPIO_ACTIVE_LOW>;
549
-	BT,power_gpio = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
550824 	pinctrl-names = "default", "rts_gpio";
551825 	pinctrl-0 = <&uart1m0_rtsn>;
552826 	pinctrl-1 = <&uart1_gpios>;
553
-	BT,reset_gpio    = <&gpio3 RK_PA0 GPIO_ACTIVE_HIGH>;
554
-	BT,wake_gpio     = <&gpio3 RK_PA2 GPIO_ACTIVE_HIGH>;
555
-	BT,wake_host_irq = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
827
+	BT,reset_gpio    = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
828
+    BT,wake_gpio     = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>;
829
+    BT,wake_host_irq = <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>;
556830 	status = "disabled";
557831 };
558832 
559833 &uart0 {
560
-	status = "okay";
834
+	status = "disabled";
835
+};
836
+
837
+&uart1 {	
838
+	pinctrl-names = "default";	
839
+	pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn>;	
840
+	status = "disabled";		
561841 };
562842 
563843 &uart3 {
....@@ -566,7 +846,7 @@
566846 };
567847 
568848 &uart4 {
569
-	status = "okay";
849
+	status = "disabled";
570850 	pinctrl-0 = <&uart4m1_xfer>;
571851 };
572852 
....@@ -575,12 +855,18 @@
575855 	pinctrl-0 = <&uart5m1_xfer>;
576856 };
577857 
858
+
578859 &uart7 {
579860 	status = "okay";
580861 	pinctrl-0 = <&uart7m1_xfer>;
581862 };
582863 
864
+&uart8 {
865
+	status = "disabled";
866
+	pinctrl-0 = <&uart8m1_xfer>;
867
+};
868
+
583869 &uart9 {
584
-	status = "okay";
870
+	status = "disabled";
585871 	pinctrl-0 = <&uart9m1_xfer>;
586872 };