| .. | .. |
|---|
| 775 | 775 | |
|---|
| 776 | 776 | clocks = <&gcc GCC_PCIE_0_PIPE_CLK>; |
|---|
| 777 | 777 | resets = <&gcc GCC_PCIEPHY_0_PHY_BCR>, |
|---|
| 778 | | - <&gcc 21>; |
|---|
| 778 | + <&gcc GCC_PCIE_0_PIPE_ARES>; |
|---|
| 779 | 779 | reset-names = "phy", "pipe"; |
|---|
| 780 | 780 | |
|---|
| 781 | 781 | clock-output-names = "pcie_0_pipe_clk"; |
|---|
| .. | .. |
|---|
| 1305 | 1305 | <&gcc GCC_PCIE_0_SLV_AXI_CLK>; |
|---|
| 1306 | 1306 | clock-names = "iface", "aux", "master_bus", "slave_bus"; |
|---|
| 1307 | 1307 | |
|---|
| 1308 | | - resets = <&gcc 18>, |
|---|
| 1309 | | - <&gcc 17>, |
|---|
| 1310 | | - <&gcc 15>, |
|---|
| 1311 | | - <&gcc 19>, |
|---|
| 1308 | + resets = <&gcc GCC_PCIE_0_AXI_MASTER_ARES>, |
|---|
| 1309 | + <&gcc GCC_PCIE_0_AXI_SLAVE_ARES>, |
|---|
| 1310 | + <&gcc GCC_PCIE_0_AXI_MASTER_STICKY_ARES>, |
|---|
| 1311 | + <&gcc GCC_PCIE_0_CORE_STICKY_ARES>, |
|---|
| 1312 | 1312 | <&gcc GCC_PCIE_0_BCR>, |
|---|
| 1313 | | - <&gcc 16>; |
|---|
| 1313 | + <&gcc GCC_PCIE_0_AHB_ARES>; |
|---|
| 1314 | 1314 | reset-names = "axi_m", |
|---|
| 1315 | 1315 | "axi_s", |
|---|
| 1316 | 1316 | "axi_m_sticky", |
|---|