.. | .. |
---|
66 | 66 | |
---|
67 | 67 | &gmac { |
---|
68 | 68 | pinctrl-names = "default"; |
---|
69 | | - pinctrl-0 = <&gmac_pins_mii_a>; |
---|
70 | | - phy = <&phy1>; |
---|
| 69 | + pinctrl-0 = <&gmac_mii_pins>; |
---|
| 70 | + phy-handle = <&phy1>; |
---|
71 | 71 | phy-mode = "mii"; |
---|
72 | 72 | status = "okay"; |
---|
73 | | - phy1: ethernet-phy@1 { |
---|
74 | | - reg = <1>; |
---|
75 | | - }; |
---|
76 | 73 | }; |
---|
77 | 74 | |
---|
78 | 75 | &ir { |
---|
79 | 76 | pinctrl-names = "default"; |
---|
80 | | - pinctrl-0 = <&ir_pins_a>; |
---|
| 77 | + pinctrl-0 = <&s_ir_rx_pin>; |
---|
81 | 78 | status = "okay"; |
---|
| 79 | +}; |
---|
| 80 | + |
---|
| 81 | +&mdio { |
---|
| 82 | + phy1: ethernet-phy@1 { |
---|
| 83 | + reg = <1>; |
---|
| 84 | + }; |
---|
82 | 85 | }; |
---|
83 | 86 | |
---|
84 | 87 | &ohci1 { |
---|
.. | .. |
---|
87 | 90 | |
---|
88 | 91 | &uart0 { |
---|
89 | 92 | pinctrl-names = "default"; |
---|
90 | | - pinctrl-0 = <&uart0_pins_a>; |
---|
| 93 | + pinctrl-0 = <&uart0_ph_pins>; |
---|
91 | 94 | status = "okay"; |
---|
92 | 95 | }; |
---|
93 | 96 | |
---|