| .. | .. |
|---|
| 4 | 4 | controllers within the SoC and also implements a reset controller for SoC |
|---|
| 5 | 5 | peripherals. |
|---|
| 6 | 6 | |
|---|
| 7 | +A revision of this SoC is available: rk3288w. The clock tree is a bit |
|---|
| 8 | +different so another dt-compatible is available. Noticed that it is only |
|---|
| 9 | +setting the difference but there is no automatic revision detection. This |
|---|
| 10 | +should be performed by bootloaders. |
|---|
| 11 | + |
|---|
| 7 | 12 | Required Properties: |
|---|
| 8 | 13 | |
|---|
| 9 | | -- compatible: should be "rockchip,rk3288-cru" |
|---|
| 14 | +- compatible: should be "rockchip,rk3288-cru" or "rockchip,rk3288w-cru" in |
|---|
| 15 | + case of this revision of Rockchip rk3288. |
|---|
| 10 | 16 | - reg: physical base address of the controller and length of memory mapped |
|---|
| 11 | 17 | region. |
|---|
| 12 | 18 | - #clock-cells: should be 1. |
|---|