| .. | .. |
|---|
| 21 | 21 | the register region. An optional second element specifies |
|---|
| 22 | 22 | the base address and size of the alias register region. |
|---|
| 23 | 23 | |
|---|
| 24 | +- clocks: |
|---|
| 25 | + Usage: required |
|---|
| 26 | + Value type: <prop-encoded-array> |
|---|
| 27 | + Definition: reference to the pll parents. |
|---|
| 28 | + |
|---|
| 29 | +- clock-names: |
|---|
| 30 | + Usage: required |
|---|
| 31 | + Value type: <stringlist> |
|---|
| 32 | + Definition: must be "pll8_vote", "pxo". |
|---|
| 33 | + |
|---|
| 34 | +- clock-output-names: |
|---|
| 35 | + Usage: optional |
|---|
| 36 | + Value type: <string> |
|---|
| 37 | + Definition: Name of the output clock. Typically acpuX_aux where X is a |
|---|
| 38 | + CPU number starting at 0. |
|---|
| 39 | + |
|---|
| 24 | 40 | Example: |
|---|
| 25 | 41 | |
|---|
| 26 | 42 | clock-controller@2088000 { |
|---|
| 27 | 43 | compatible = "qcom,kpss-acc-v2"; |
|---|
| 28 | 44 | reg = <0x02088000 0x1000>, |
|---|
| 29 | 45 | <0x02008000 0x1000>; |
|---|
| 46 | + clocks = <&gcc PLL8_VOTE>, <&gcc PXO_SRC>; |
|---|
| 47 | + clock-names = "pll8_vote", "pxo"; |
|---|
| 48 | + clock-output-names = "acpu0_aux"; |
|---|
| 30 | 49 | }; |
|---|