default settings GPIO PA4 PA6 PA3 PB5

hc

2024-02-19 890e1df1bec891d9203724541e81f8fbe5183388

 kernel/arch/arm/boot/dts/imx51-digi-connectcore-som.dtsi
..
..
@@ -1,12 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-or-later
1
2
 /*
2
3
  * Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
3
- *
4
- * The code contained herein is licensed under the GNU General Public
5
- * License. You may obtain a copy of the GNU General Public License
6
- * Version 2 or later at the following locations:
7
- *
8
- * http://www.opensource.org/licenses/gpl-license.html
9
- * http://www.gnu.org/copyleft/gpl.html
10
4
  */
11
5
 
12
6
 /dts-v1/;
..
..
@@ -37,7 +31,6 @@
37
31
 		reg = <0>;
38
32
 		interrupt-parent = <&gpio1>;
39
33
 		interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
40
-		fsl,mc13xxx-uses-rtc;
41
34
 
42
35
 		regulators {
43
36
 			sw1_reg: sw1 {
..
..
@@ -142,14 +135,15 @@
142
135
 			pwgt2spi_reg: pwgt2spi {
143
136
 				regulator-always-on;
144
137
 			};
145
-
146
-			vcoincell_reg: vcoincell {
147
-				regulator-min-microvolt = <3000000>;
148
-				regulator-max-microvolt = <3000000>;
149
-				regulator-always-on;
150
-			};
151
138
 		};
152
139
 	};
140
+};
141
+
142
+&esdhc1 {
143
+	pinctrl-names = "default";
144
+	pinctrl-0 = <&pinctrl_esdhc1>;
145
+	max-frequency = <50000000>;
146
+	bus-width = <1>;
153
147
 };
154
148
 
155
149
 &esdhc2 {
..
..
@@ -174,9 +168,12 @@
174
168
 };
175
169
 
176
170
 &i2c2 {
177
-	pinctrl-names = "default";
171
+	pinctrl-names = "default", "gpio";
178
172
 	pinctrl-0 = <&pinctrl_i2c2>;
173
+	pinctrl-1 = <&pinctrl_i2c2_gpio>;
179
174
 	clock-frequency = <400000>;
175
+	scl-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
176
+	sda-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
180
177
 	status = "okay";
181
178
 
182
179
 	mma7455l@1d {
..
..
@@ -241,6 +238,14 @@
241
238
 			>;
242
239
 		};
243
240
 
241
+		pinctrl_esdhc1: esdhc1grp {
242
+			fsl,pins = <
243
+				MX51_PAD_SD1_CLK__SD1_CLK		0x400021d5
244
+				MX51_PAD_SD1_CMD__SD1_CMD		0x400020d5
245
+				MX51_PAD_SD1_DATA0__SD1_DATA0		0x400020d5
246
+			>;
247
+		};
248
+
244
249
 		pinctrl_esdhc2: esdhc2grp {
245
250
 			fsl,pins = <
246
251
 				MX51_PAD_SD2_CMD__SD2_CMD		0x400020d5
..
..
@@ -282,6 +287,13 @@
282
287
 			>;
283
288
 		};
284
289
 
290
+		pinctrl_i2c2_gpio: i2c2gpiogrp {
291
+			fsl,pins = <
292
+				MX51_PAD_GPIO1_2__GPIO1_2		0x400001ed
293
+				MX51_PAD_GPIO1_3__GPIO1_3		0x400001ed
294
+			>;
295
+		};
296
+
285
297
 		pinctrl_nfc: nfcgrp {
286
298
 			fsl,pins = <
287
299
 				MX51_PAD_NANDF_D0__NANDF_D0		0x80000000