add gpio led uart

hc

2024-05-10 748e4f3d702def1a4bff191e0cf93b6a05340f01

 kernel/drivers/clk/sunxi-ng/ccu-sun50i-a64.h
..
..
@@ -1,17 +1,8 @@
1
+/* SPDX-License-Identifier: GPL-2.0-or-later */
1
2
 /*
2
3
  * Copyright 2016 Maxime Ripard
3
4
  *
4
5
  * Maxime Ripard <maxime.ripard@free-electrons.com>
5
- *
6
- * This program is free software; you can redistribute it and/or modify
7
- * it under the terms of the GNU General Public License as published by
8
- * the Free Software Foundation; either version 2 of the License, or
9
- * (at your option) any later version.
10
- *
11
- * This program is distributed in the hope that it will be useful,
12
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
- * GNU General Public License for more details.
15
6
  */
16
7
 
17
8
 #ifndef _CCU_SUN50I_A64_H_
..
..
@@ -27,7 +18,9 @@
27
18
 #define CLK_PLL_AUDIO_2X		4
28
19
 #define CLK_PLL_AUDIO_4X		5
29
20
 #define CLK_PLL_AUDIO_8X		6
30
-#define CLK_PLL_VIDEO0			7
21
+
22
+/* PLL_VIDEO0 exported for HDMI PHY */
23
+
31
24
 #define CLK_PLL_VIDEO0_2X		8
32
25
 #define CLK_PLL_VE			9
33
26
 #define CLK_PLL_DDR0			10
..
..
@@ -43,7 +36,6 @@
43
36
 #define CLK_PLL_HSIC			18
44
37
 #define CLK_PLL_DE			19
45
38
 #define CLK_PLL_DDR1			20
46
-#define CLK_CPUX			21
47
39
 #define CLK_AXI				22
48
40
 #define CLK_APB				23
49
41
 #define CLK_AHB1			24
..
..
@@ -62,10 +54,6 @@
62
54
 #define CLK_DRAM			94
63
55
 
64
56
 /* All the DRAM gates are exported */
65
-
66
-/* Some more module clocks are exported */
67
-
68
-#define CLK_MBUS			112
69
57
 
70
58
 /* And the DSI and GPU module clock is exported */
71
59