add r8169 read mac form eeprom

hc

2023-11-20 69d6da3c1c63675524a25e7dc92a4f43c4164cef

 kernel/arch/arm64/boot/dts/rockchip/NK-R36S0.dtsi
..
..
@@ -16,13 +16,6 @@
16
16
 	model = "Rockchip RK3568 EVB1 DDR4 V10 Board";
17
17
 	compatible = "rockchip,rk3568-evb1-ddr4-v10", "rockchip,rk3568";
18
18
 
19
-	rk_headset: rk-headset {
20
-		compatible = "rockchip_headset";
21
-		headset_gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_LOW>;
22
-		pinctrl-names = "default";
23
-		pinctrl-0 = <&hp_det>;
24
-	};
25
-
26
19
 	vcc2v5_sys: vcc2v5-ddr {
27
20
 		compatible = "regulator-fixed";
28
21
 		regulator-name = "vcc2v5-sys";
..
..
@@ -33,6 +26,15 @@
33
26
 		vin-supply = <&vcc3v3_sys>;
34
27
 	};
35
28
 
29
+	vcc3v3_vga: vcc3v3-vga {
30
+		compatible = "regulator-fixed";
31
+		regulator-name = "vcc3v3_vga";
32
+		regulator-always-on;
33
+		regulator-boot-on;
34
+		gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
35
+		enable-active-high;
36
+		vin-supply = <&vcc3v3_sys>;
37
+	};
36
38
 
37
39
 	pcie30_avdd0v9: pcie30-avdd0v9 {
38
40
 		compatible = "regulator-fixed";
..
..
@@ -59,9 +61,7 @@
59
61
 		regulator-name = "vcc3v3_pcie";
60
62
 		regulator-min-microvolt = <3300000>;
61
63
 		regulator-max-microvolt = <3300000>;
62
-		regulator-always-on;
63
64
 		enable-active-high;
64
-		regulator-boot-on;
65
65
 		gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
66
66
 		startup-delay-us = <5000>;
67
67
 		vin-supply = <&dc_12v>;
..
..
@@ -86,29 +86,109 @@
86
86
 		enable-active-high;
87
87
 		regulator-always-on;
88
88
 		regulator-boot-on;
89
-    	};
89
+	};
90
90
 #endif
91
91
 
92
-	    nk_io_init {
93
-                compatible = "nk_io_control";
94
-				vcc3_io_en_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; //VCC3_IO_EN_GPIO0_C4_3V3
95
-                hub_host2_5V_rest_gpio = <&gpio4 RK_PD2 GPIO_ACTIVE_HIGH>; //HUB_RST_GPIO4_D2_3V3
96
-                hub_host3_5v_gpio = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>; //HOST3_EN_GPIO4_B2_1V8
97
-                vcc_5v_io = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>;   //VCC5_IO_EN_GPIO1_A4_3V3
98
-                vcc_12v_io = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; //VCC12_IO_EN_GPIO0_C7_3V3
99
-                en_4g_gpio = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>; //4G_PWREN_H_GPIO0_C6
100
-                reset_4g_gpio = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>; //4G_RST_GPIO01_B2_3V3
101
-                air_mode_4g_gpio = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>; //4G_AIR_MODE_GPIO01_B0_3V3
102
-                wake_4g_gpio = <&gpio1 RK_PB1 GPIO_ACTIVE_HIGH>; //4G_WAKEUP_GPIO01_B1_3V3
103
-				hp_en_gpio = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;//HP_EN_GPIO3_A6_3V3
104
-                spk_out_gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_HIGH>;//AMP_SD_GPIO4_C2_3V3			
105
-				wifi_power_en_gpio = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
106
-//				pcie_power_en_gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;//PCIE_PWREN_H_GPIO0_D4				
107
-				pinctrl-names = "default";
108
-				pinctrl-0 = <&nk_io_gpio>;				
109
-        };
110
-		
111
-		panel: panel {
92
+	ndj_io_init {
93
+         	compatible = "nk_io_control";	
94
+			pinctrl-names = "default";
95
+        	pinctrl-0 = <&nk_io_gpio>;
96
+			
97
+			//gpio_op0 = <&gpio1 RK_PD0 GPIO_ACTIVE_HIGH>;
98
+			
99
+			vcc_5v {
100
+				gpio_num = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; //VCC5_IO_EN_GPIO1_A4_3V3
101
+				gpio_function = <0>;	
102
+			};
103
+			
104
+			vcc_12v {
105
+				gpio_num = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;  //VCC12_IO_EN_GPIO0_C7_3V3
106
+				gpio_function = <0>;
107
+			};
108
+			
109
+			hub_host2_rst {
110
+				gpio_num = <&gpio4 RK_PD2 GPIO_ACTIVE_HIGH>;  //HUB_RST_GPIO4_D2_3V3
111
+				gpio_function = <3>;
112
+			};
113
+			
114
+			hub_host3 {
115
+				gpio_num = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>; //HOST3_EN_GPIO4_B2_1V8
116
+				gpio_function = <0>;
117
+			};
118
+			
119
+			wake_4g {
120
+				gpio_num = <&gpio1 RK_PB1 GPIO_ACTIVE_LOW>; //4G_WAKEUP_GPIO01_B1_3V3
121
+				gpio_function = <0>;
122
+			};
123
+			
124
+			air_mode_4g {
125
+				gpio_num = <&gpio1 RK_PB0 GPIO_ACTIVE_LOW>; //4G_AIR_MODE_GPIO01_B0_3V3
126
+				gpio_function = <0>;
127
+			};
128
+			
129
+			reset_4g {
130
+				gpio_num = <&gpio1 RK_PB2 GPIO_ACTIVE_LOW>; //4G_RST_GPIO01_B2_3V3
131
+				gpio_function = <3>;
132
+			};
133
+			
134
+			en_4g {
135
+				gpio_num = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>; //4G_PWREN_H_GPIO0_C6
136
+				gpio_function = <0>;
137
+			};
138
+			
139
+			hp_en {
140
+				gpio_num = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;//HP_EN_GPIO3_A6_3V3
141
+				gpio_function = <0>;
142
+			};
143
+			
144
+			wifi_power_en {
145
+				gpio_num = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
146
+				gpio_function = <0>;
147
+			};
148
+	#if 0		
149
+			do1 {
150
+				gpio_num = <&gpio1 RK_PD0 GPIO_ACTIVE_LOW>; 
151
+				gpio_function = <0>;
152
+			};
153
+			
154
+			do2 {
155
+				gpio_num = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
156
+				gpio_function = <0>;
157
+			};
158
+			
159
+			do3 {
160
+				gpio_num = <&gpio1 RK_PD1 GPIO_ACTIVE_HIGH>;
161
+				gpio_function = <0>;
162
+			};
163
+			
164
+			do4 {
165
+				gpio_num = <&gpio1 RK_PD3 GPIO_ACTIVE_HIGH>;
166
+				gpio_function = <0>;
167
+			};
168
+			
169
+			do5 {
170
+				gpio_num = <&gpio2 RK_PD6 GPIO_ACTIVE_LOW>; 
171
+				gpio_function = <0>;
172
+			};
173
+			
174
+			do6 {
175
+				gpio_num = <&gpio2 RK_PD7 GPIO_ACTIVE_LOW>; 
176
+				gpio_function = <0>;
177
+			};
178
+			
179
+			do7 {
180
+				gpio_num = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>; 
181
+				gpio_function = <0>;
182
+			};
183
+			
184
+			di1 {
185
+				gpio_num = <&gpio2 RK_PD5 GPIO_ACTIVE_HIGH>;
186
+				gpio_function = <1>;
187
+			};
188
+	#endif
189
+	};
190
+	
191
+			panel: panel {
112
192
 				compatible = "simple-panel";
113
193
 				backlight = <&backlight>;
114
194
 				power-supply = <&vcc3v3_lcd0_n>;
..
..
@@ -212,10 +292,6 @@
212
292
  * video_phy0 needs to be enabled
213
293
  * when dsi0 is enabled
214
294
  */
215
-&video_phy0 {
216
-	status = "disabled";
217
-};
218
-
219
295
 &dsi0 {
220
296
 	status = "disabled";
221
297
 };
..
..
@@ -236,10 +312,6 @@
236
312
  * video_phy1 needs to be enabled
237
313
  * when dsi1 is enabled
238
314
  */
239
- 
240
-&video_phy1 {
241
-	status = "disabled";
242
-}; 
243
315
 &dsi1 {
244
316
 	status = "disabled";
245
317
 };
..
..
@@ -256,11 +328,8 @@
256
328
 	power-supply = <&vcc3v3_lcd1_n>;
257
329
 };
258
330
 
259
-/*
260
-*  edp_start
261
-*/
262
-
263
331
 &edp {
332
+	//hpd-gpios = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;	
264
333
     force-hpd;
265
334
     status = "okay";
266
335
     ports {
..
..
@@ -270,68 +339,21 @@
270
339
                 remote-endpoint = <&panel_in>;
271
340
             };
272
341
         };
273
-    };
342
+   
343
+	};
274
344
 };
275
345
 
276
346
 &edp_phy {
277
-    status = "okay";
347
+	status = "okay";
278
348
 };
279
349
 
280
350
 &edp_in_vp0 {
281
-    status = "disabled";
282
-};
283
-
284
-&edp_in_vp1 {
285
-    status = "okay";
286
-};
287
-
288
-&route_edp {
289
-    status = "okay";
290
-    connect = <&vp1_out_edp>;
291
-};
292
-
293
-&route_edp {
294
-	status = "okay";
295
-};
296
-/*
297
-*  edp_end
298
-*/
299
-
300
-/*
301
-*  Hdmi_start
302
-*/
303
-
304
-&hdmi {
305
-	status = "okay";
306
-	rockchip,phy-table =
307
-		<92812500  0x8009 0x0000 0x0270>,
308
-		<165000000 0x800b 0x0000 0x026d>,
309
-		<185625000 0x800b 0x0000 0x01ed>,
310
-		<297000000 0x800b 0x0000 0x01ad>,
311
-		<594000000 0x8029 0x0000 0x0088>,
312
-		<000000000 0x0000 0x0000 0x0000>;
313
-};
314
-
315
-&route_hdmi {
316
-	status = "okay";
317
-	connect = <&vp0_out_hdmi>;
318
-};
319
-
320
-&hdmi_in_vp0 {
321
-	status = "okay";
322
-};
323
-
324
-&hdmi_in_vp1 {
325
351
 	status = "disabled";
326
352
 };
327
353
 
328
-&hdmi_sound {
354
+&edp_in_vp1 {
329
355
 	status = "okay";
330
356
 };
331
-
332
-/*
333
- *  Hdmi_END
334
-*/
335
357
 
336
358
 &gmac0 {
337
359
 	phy-mode = "rgmii";
..
..
@@ -391,9 +413,7 @@
391
413
  * power-supply should switche to vcc3v3_lcd1_n
392
414
  * when mipi panel is connected to dsi1.
393
415
  */
394
-&gt1x {
395
-	power-supply = <&vcc3v3_lcd0_n>;
396
-};
416
+
397
417
 
398
418
 &i2c3 {
399
419
 	status = "okay";
..
..
@@ -412,7 +432,7 @@
412
432
 };
413
433
 
414
434
 &i2c4 {
415
-	status = "okay";
435
+	status = "disabled";
416
436
 	gc8034: gc8034@37 {
417
437
 		compatible = "galaxycore,gc8034";
418
438
 		status = "okay";
..
..
@@ -458,7 +478,7 @@
458
478
 		};
459
479
 	};
460
480
 	ov5695: ov5695@36 {
461
-		status = "okay";
481
+		status = "disabled";
462
482
 		compatible = "ovti,ov5695";
463
483
 		reg = <0x36>;
464
484
 		clocks = <&cru CLK_CIF_OUT>;
..
..
@@ -481,19 +501,6 @@
481
501
 	};
482
502
 };
483
503
 
484
-&i2c5 {
485
-	status = "okay";
486
-
487
-	hym8563: hym8563@51 {
488
-		compatible = "haoyu,hym8563";
489
-		reg = <0x51>;
490
-		#clock-cells = <0>;
491
-		clock-frequency = <32768>;
492
-		clock-output-names = "xin32k";
493
-		/* rtc_int is not connected */
494
-	};
495
-};
496
-
497
504
 &mdio0 {
498
505
 	rgmii_phy0: phy@0 {
499
506
 		compatible = "ethernet-phy-ieee802.3-c22";
..
..
@@ -508,10 +515,16 @@
508
515
 	};
509
516
 };
510
517
 
518
+&video_phy0 {
519
+	status = "disabled";
520
+};
511
521
 
522
+&video_phy1 {
523
+	status = "disabled";
524
+};
512
525
 
513
526
 &pcie30phy {
514
-	status = "okay";
527
+	status = "disabled";
515
528
 };
516
529
 
517
530
 &pcie2x1 {
..
..
@@ -520,23 +533,23 @@
520
533
 	status = "okay";
521
534
 };
522
535
 
536
+&pcie3x2 {
537
+	reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
538
+	vpcie3v3-supply = <&vcc3v3_pcie>;
539
+	status = "okay";
540
+};
541
+
523
542
 &pinctrl {
524
-//	cam {
525
-//		camera_pwr: camera-pwr {
526
-//			rockchip,pins =
527
-//				/* camera power en */
528
-//				<0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
529
-//		};
530
-//	};
543
+
531
544
 	headphone {
532
545
 		hp_det: hp-det {
533
-			rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_down>;
546
+			rockchip,pins = <3 RK_PC2 RK_FUNC_GPIO &pcfg_pull_down>;
534
547
 		};
535
548
 	};
536
549
 
537
550
 	wireless-wlan {
538
551
 		wifi_host_wake_irq: wifi-host-wake-irq {
539
-			rockchip,pins = <2 RK_PB2 RK_FUNC_GPIO &pcfg_pull_down>;
552
+			rockchip,pins = <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_down>;
540
553
 		};
541
554
 	};
542
555
 
..
..
@@ -545,6 +558,7 @@
545
558
 			rockchip,pins = <2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
546
559
 		};
547
560
 	};
561
+	
548
562
 	nk_io_init{
549
563
 		nk_io_gpio: nk-io-gpio{
550
564
 			rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
..
..
@@ -554,19 +568,26 @@
554
568
 							<4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
555
569
 							<1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
556
570
 							<0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>,
557
-							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
571
+							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>, 
558
572
 							<1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
559
573
 							<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>,
560
574
 							<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
561
-							<4 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>,
562
575
 							<3 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>,
563
576
 							<3 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>,
564
577
 							<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>,
565
578
 							<3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,
566
579
 							<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>,
580
+							<2 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,//93 SPI2_CS0_M1_3V3
581
+							<2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>,//94 SPI2_MOSI_M1_3V3
582
+							<2 RK_PD7 RK_FUNC_GPIO &pcfg_pull_none>,//95 SPI2_MISO_M1_3V3
583
+							<3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>,//96 SPI2_CLK_M1_3V3
567
584
 							<0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
568
585
 		};
569
586
 	};
587
+};
588
+
589
+&rk809_sound {
590
+	hp-det-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
570
591
 };
571
592
 
572
593
 &rkisp {
..
..
@@ -598,28 +619,29 @@
598
619
 
599
620
 
600
621
 
622
+&route_edp {
623
+	status = "okay";
624
+	connect = <&vp1_out_edp>;
625
+};
626
+
601
627
 &sata2 {
602
628
 	status = "okay";
603
629
 };
604
630
 
605
631
 &sdmmc2 {
606
-        status = "disabled";
607
-};
608
-
609
-&sdmmc1 {
610
-        max-frequency = <150000000>;
611
-        supports-sdio;
612
-        bus-width = <4>;
613
-        disable-wp;
614
-        cap-sd-highspeed;
615
-        cap-sdio-irq;
616
-        keep-power-in-suspend;
617
-        mmc-pwrseq = <&sdio_pwrseq>;
618
-        non-removable;
619
-        pinctrl-names = "default";
620
-        pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
621
-        sd-uhs-sdr104;
622
-        status = "okay";
632
+	max-frequency = <150000000>;
633
+	supports-sdio;
634
+	bus-width = <4>;
635
+	disable-wp;
636
+	cap-sd-highspeed;
637
+	cap-sdio-irq;
638
+	keep-power-in-suspend;
639
+	mmc-pwrseq = <&sdio_pwrseq>;
640
+	non-removable;
641
+	pinctrl-names = "default";
642
+	pinctrl-0 = <&sdmmc2m0_bus4 &sdmmc2m0_cmd &sdmmc2m0_clk>;
643
+	sd-uhs-sdr104;
644
+	status = "okay";
623
645
 };
624
646
 
625
647
 &spdif_8ch {
..
..
@@ -640,7 +662,7 @@
640
662
 };
641
663
 
642
664
 &vcc3v3_lcd1_n {
643
-	gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
665
+	gpio = <&gpio3 RK_PA3 GPIO_ACTIVE_HIGH>; //MIPI_3V3EN_GPIO3_A3_d_3V3
644
666
 	enable-active-high;
645
667
 };
646
668
 
..
..
@@ -656,18 +678,23 @@
656
678
 	clock-names = "ext_clock";
657
679
 	//wifi-bt-power-toggle;
658
680
 	uart_rts_gpios = <&gpio2 RK_PB5 GPIO_ACTIVE_LOW>;
659
-	BT,power_gpio = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
660
681
 	pinctrl-names = "default", "rts_gpio";
661
682
 	pinctrl-0 = <&uart1m0_rtsn>;
662
683
 	pinctrl-1 = <&uart1_gpios>;
663
-	BT,reset_gpio    = <&gpio3 RK_PA0 GPIO_ACTIVE_HIGH>;
664
-	BT,wake_gpio     = <&gpio3 RK_PA2 GPIO_ACTIVE_HIGH>;
665
-	BT,wake_host_irq = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
666
-	status = "disabled";
684
+	BT,reset_gpio    = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
685
+	BT,wake_gpio     = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>;
686
+	BT,wake_host_irq = <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>;
687
+	status = "okay";
667
688
 };
668
689
 
669
690
 &uart0 {
670
691
 	status = "okay";
692
+};
693
+
694
+&uart1 {	
695
+	pinctrl-names = "default";	
696
+	pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn>;	
697
+	status = "okay";		
671
698
 };
672
699
 
673
700
 &uart3 {
..
..
@@ -693,4 +720,4 @@
693
720
 &uart9 {
694
721
 	status = "okay";
695
722
 	pinctrl-0 = <&uart9m1_xfer>;
696
-};
723
+};