kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/drivers/spi/spi-rockchip.c
..
..
@@ -221,6 +221,7 @@
221
221
 	bool slave_aborted;
222
222
 	bool cs_inactive; /* spi slave tansmition stop when cs inactive */
223
223
 	bool cs_high_supported; /* native CS supports active-high polarity */
224
+	struct gpio_desc *ready; /* spi slave transmission ready */
224
225
 
225
226
 	struct spi_transfer *xfer; /* Store xfer temporarily */
226
227
 	phys_addr_t base_addr_phy;
..
..
@@ -859,8 +860,17 @@
859
860
 		ret = rockchip_spi_prepare_irq(rs, ctlr, xfer);
860
861
 	}
861
862
 
863
+	if (rs->ready) {
864
+		gpiod_set_value(rs->ready, 0);
865
+		udelay(1);
866
+		gpiod_set_value(rs->ready, 1);
867
+	}
868
+
862
869
 	if (ret > 0)
863
870
 		ret = rockchip_spi_transfer_wait(ctlr, xfer);
871
+
872
+	if (rs->ready)
873
+		gpiod_set_value(rs->ready, 0);
864
874
 
865
875
 	return ret;
866
876
 }
..
..
@@ -969,6 +979,7 @@
969
979
 	bool slave_mode;
970
980
 	struct pinctrl *pinctrl = NULL;
971
981
 	const struct rockchip_spi_quirks *quirks_cfg;
982
+	u32 val;
972
983
 
973
984
 	slave_mode = of_property_read_bool(np, "spi-slave");
974
985
 
..
..
@@ -982,6 +993,7 @@
982
993
 	if (!ctlr)
983
994
 		return -ENOMEM;
984
995
 
996
+	ctlr->rt = device_property_read_bool(&pdev->dev, "rockchip,rt");
985
997
 	platform_set_drvdata(pdev, ctlr);
986
998
 
987
999
 	rs = spi_controller_get_devdata(ctlr);
..
..
@@ -1095,6 +1107,13 @@
1095
1107
 	if (quirks_cfg)
1096
1108
 		rs->max_baud_div_in_cpha = quirks_cfg->max_baud_div_in_cpha;
1097
1109
 
1110
+	if (!device_property_read_u32(&pdev->dev, "rockchip,autosuspend-delay-ms", &val)) {
1111
+		if (val > 0) {
1112
+			pm_runtime_set_autosuspend_delay(&pdev->dev, val);
1113
+			pm_runtime_use_autosuspend(&pdev->dev);
1114
+		}
1115
+	}
1116
+
1098
1117
 	pm_runtime_set_active(&pdev->dev);
1099
1118
 	pm_runtime_enable(&pdev->dev);
1100
1119
 
..
..
@@ -1175,6 +1194,8 @@
1175
1194
 		rs->cs_inactive = false;
1176
1195
 		break;
1177
1196
 	}
1197
+	if (device_property_read_bool(&pdev->dev, "rockchip,cs-inactive-disable"))
1198
+		rs->cs_inactive = false;
1178
1199
 
1179
1200
 	pinctrl = devm_pinctrl_get(&pdev->dev);
1180
1201
 	if (!IS_ERR(pinctrl)) {
..
..
@@ -1183,6 +1204,13 @@
1183
1204
 			dev_warn(&pdev->dev, "no high_speed pinctrl state\n");
1184
1205
 			rs->high_speed_state = NULL;
1185
1206
 		}
1207
+	}
1208
+
1209
+	rs->ready = devm_gpiod_get_optional(&pdev->dev, "ready", GPIOD_OUT_HIGH);
1210
+	if (IS_ERR(rs->ready)) {
1211
+		ret = dev_err_probe(&pdev->dev, PTR_ERR(rs->ready),
1212
+				    "invalid ready-gpios property in node\n");
1213
+		goto err_free_dma_rx;
1186
1214
 	}
1187
1215
 
1188
1216
 	ret = devm_spi_register_controller(&pdev->dev, ctlr);
..
..
@@ -1207,7 +1235,8 @@
1207
1235
 			dev_info(&pdev->dev, "register misc device %s\n", misc_name);
1208
1236
 	}
1209
1237
 
1210
-	dev_info(rs->dev, "probed, poll=%d, rsd=%d\n", rs->poll, rs->rsd);
1238
+	dev_info(rs->dev, "probed, poll=%d, rsd=%d, cs-inactive=%d, ready=%d\n",
1239
+		 rs->poll, rs->rsd, rs->cs_inactive, rs->ready ? 1 : 0);
1211
1240
 
1212
1241
 	return 0;
1213
1242