kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/drivers/net/ethernet/chelsio/cxgb4/t4_msg.h
..
..
@@ -47,6 +47,7 @@
47
47
 	CPL_CLOSE_LISTSRV_REQ = 0x9,
48
48
 	CPL_ABORT_REQ         = 0xA,
49
49
 	CPL_ABORT_RPL         = 0xB,
50
+	CPL_TX_DATA           = 0xC,
50
51
 	CPL_RX_DATA_ACK       = 0xD,
51
52
 	CPL_TX_PKT            = 0xE,
52
53
 	CPL_L2T_WRITE_REQ     = 0x12,
..
..
@@ -56,6 +57,7 @@
56
57
 	CPL_TX_DATA_ISO	      = 0x1F,
57
58
 
58
59
 	CPL_CLOSE_LISTSRV_RPL = 0x20,
60
+	CPL_GET_TCB_RPL       = 0x22,
59
61
 	CPL_L2T_WRITE_RPL     = 0x23,
60
62
 	CPL_PASS_OPEN_RPL     = 0x24,
61
63
 	CPL_ACT_OPEN_RPL      = 0x25,
..
..
@@ -688,8 +690,23 @@
688
690
 #define NO_REPLY_V(x) ((x) << NO_REPLY_S)
689
691
 #define NO_REPLY_F    NO_REPLY_V(1U)
690
692
 
693
+struct cpl_get_tcb_rpl {
694
+	union opcode_tid ot;
695
+	__u8 cookie;
696
+	__u8 status;
697
+	__be16 len;
698
+};
699
+
691
700
 struct cpl_set_tcb_field {
692
701
 	WR_HDR;
702
+	union opcode_tid ot;
703
+	__be16 reply_ctrl;
704
+	__be16 word_cookie;
705
+	__be64 mask;
706
+	__be64 val;
707
+};
708
+
709
+struct cpl_set_tcb_field_core {
693
710
 	union opcode_tid ot;
694
711
 	__be16 reply_ctrl;
695
712
 	__be16 word_cookie;
..
..
@@ -1413,6 +1430,11 @@
1413
1430
 	CPL_FW4_ACK_FLAGS_FLOWC		= 0x4,	/* fw_flowc_wr complete */
1414
1431
 };
1415
1432
 
1433
+#define CPL_FW4_ACK_FLOWID_S    0
1434
+#define CPL_FW4_ACK_FLOWID_M    0xffffff
1435
+#define CPL_FW4_ACK_FLOWID_G(x) \
1436
+	(((x) >> CPL_FW4_ACK_FLOWID_S) & CPL_FW4_ACK_FLOWID_M)
1437
+
1416
1438
 struct cpl_fw6_msg {
1417
1439
 	u8 opcode;
1418
1440
 	u8 type;
..
..
@@ -1449,12 +1471,34 @@
1449
1471
 #define TX_FORCE_S	13
1450
1472
 #define TX_FORCE_V(x)	((x) << TX_FORCE_S)
1451
1473
 
1474
+#define TX_DATA_MSS_S    16
1475
+#define TX_DATA_MSS_M    0xFFFF
1476
+#define TX_DATA_MSS_V(x) ((x) << TX_DATA_MSS_S)
1477
+#define TX_DATA_MSS_G(x) (((x) >> TX_DATA_MSS_S) & TX_DATA_MSS_M)
1478
+
1479
+#define TX_LENGTH_S    0
1480
+#define TX_LENGTH_M    0xFFFF
1481
+#define TX_LENGTH_V(x) ((x) << TX_LENGTH_S)
1482
+#define TX_LENGTH_G(x) (((x) >> TX_LENGTH_S) & TX_LENGTH_M)
1483
+
1452
1484
 #define T6_TX_FORCE_S		20
1453
1485
 #define T6_TX_FORCE_V(x)	((x) << T6_TX_FORCE_S)
1454
1486
 #define T6_TX_FORCE_F		T6_TX_FORCE_V(1U)
1455
1487
 
1488
+#define TX_URG_S    16
1489
+#define TX_URG_V(x) ((x) << TX_URG_S)
1490
+
1456
1491
 #define TX_SHOVE_S    14
1457
1492
 #define TX_SHOVE_V(x) ((x) << TX_SHOVE_S)
1493
+#define TX_SHOVE_F    TX_SHOVE_V(1U)
1494
+
1495
+#define TX_BYPASS_S    21
1496
+#define TX_BYPASS_V(x) ((x) << TX_BYPASS_S)
1497
+#define TX_BYPASS_F    TX_BYPASS_V(1U)
1498
+
1499
+#define TX_PUSH_S    22
1500
+#define TX_PUSH_V(x) ((x) << TX_PUSH_S)
1501
+#define TX_PUSH_F    TX_PUSH_V(1U)
1458
1502
 
1459
1503
 #define TX_ULP_MODE_S    10
1460
1504
 #define TX_ULP_MODE_M    0x7
..
..
@@ -1495,7 +1539,7 @@
1495
1539
 	__be32 cmd_nsge;
1496
1540
 	__be32 len0;
1497
1541
 	__be64 addr0;
1498
-	struct ulptx_sge_pair sge[0];
1542
+	struct ulptx_sge_pair sge[];
1499
1543
 };
1500
1544
 
1501
1545
 struct ulptx_idata {