forked from ~ljy/RK356X_SDK_RELEASE

blame | history | patch | commit | commitdiff
hc
2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f 
 kernel/drivers/media/platform/rockchip/isp/regs_v3x.h
....@@ -343,6 +343,15 @@
343343 #define ISP32_BP_RESIZE_PHASE_HC_SHD		(ISP32_BP_RESIZE_BASE + 0x0004c)
344344 #define ISP32_BP_RESIZE_PHASE_VY_SHD		(ISP32_BP_RESIZE_BASE + 0x00050)
345345 #define ISP32_BP_RESIZE_PHASE_VC_SHD		(ISP32_BP_RESIZE_BASE + 0x00054)
346
+#define ISP32_BP_RESIZE_HY_SIZE			(ISP32_BP_RESIZE_BASE + 0x00058)
347
+#define ISP32_BP_RESIZE_HC_SIZE			(ISP32_BP_RESIZE_BASE + 0x0005c)
348
+#define ISP32_BP_RESIZE_HY_OFFS_MI		(ISP32_BP_RESIZE_BASE + 0x00060)
349
+#define ISP32_BP_RESIZE_HC_OFFS_MI		(ISP32_BP_RESIZE_BASE + 0x00064)
350
+#define ISP32_BP_RESIZE_HY_SIZE_SHD		(ISP32_BP_RESIZE_BASE + 0x00068)
351
+#define ISP32_BP_RESIZE_HC_SIZE_SHD		(ISP32_BP_RESIZE_BASE + 0x0006c)
352
+#define ISP32_BP_RESIZE_HY_OFFS_MI_SHD		(ISP32_BP_RESIZE_BASE + 0x00070)
353
+#define ISP32_BP_RESIZE_HC_OFFS_MI_SHD		(ISP32_BP_RESIZE_BASE + 0x00074)
354
+#define ISP32_BP_RESIZE_IN_CROP_OFFSET		(ISP32_BP_RESIZE_BASE + 0x00078)
346355 
347356 #define ISP3X_SELF_RESIZE_BASE			0x00001000
348357 #define ISP3X_SELF_RESIZE_CTRL			(ISP3X_SELF_RESIZE_BASE + 0x00000)
....@@ -1898,6 +1907,7 @@
18981907 #define ISP3X_SW_CGC_RATIO_EN		BIT(29)
18991908 
19001909 /* ISP CTRL1 */
1910
+#define ISP32_SHP_FST_FRAME		BIT(19)
19011911 #define ISP3X_YNR_FST_FRAME		BIT(23)
19021912 #define ISP3X_ADRC_FST_FRAME		BIT(24)
19031913 #define ISP3X_DHAZ_FST_FRAME		BIT(25)
....@@ -2168,9 +2178,12 @@
21682178 #define ISP3X_CAC_LUT_MODE(x)		(((x) & 0x3) << 24)
21692179 
21702180 /* CNR */
2181
+#define ISP3X_CNR_THUMB_MIX_CUR_EN	BIT(4)
2182
+
21712183 #define ISP3X_CNR_GLOBAL_GAIN_ALPHA_MAX	GENMASK(15, 12)
21722184 
21732185 /* YNR */
2186
+#define ISP3X_YNR_THUMB_MIX_CUR_EN	BIT(24)
21742187 #define ISP3X_YNR_EN_SHD		BIT(31)
21752188 
21762189 /* BLS */
....@@ -2200,6 +2213,9 @@
22002213 /* HDRTMO */
22012214 
22022215 /* HDRDRC */
2216
+#define ISP3X_DRC_WEIPRE_FRAME_MASK	GENMASK(23, 16)
2217
+
2218
+#define ISP3X_DRC_IIR_WEIGHT_MASK	GENMASK(22, 16)
22032219 
22042220 /* HDRMGE */
22052221