hc
2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f
kernel/drivers/gpu/drm/rockchip/rockchip_vop2_reg.c
....@@ -1256,7 +1256,7 @@
12561256 VOP_FEATURE_HDR10 | VOP_FEATURE_OVERSCAN,
12571257 .gamma_lut_len = 1024,
12581258 .cubic_lut_len = 729, /* 9x9x9 */
1259
- .max_output = { 4096, 2304 },
1259
+ .max_output = { 4096, 4096 },
12601260 .pre_scan_max_dly = { 69, 53, 53, 42 },
12611261 .intr = &rk3568_vp0_intr,
12621262 .hdr_table = &rk3568_vop_hdr_table,
....@@ -1267,7 +1267,7 @@
12671267 .soc_id = { 0x3568, 0x3566 },
12681268 .feature = VOP_FEATURE_ALPHA_SCALE | VOP_FEATURE_OVERSCAN,
12691269 .gamma_lut_len = 1024,
1270
- .max_output = { 2048, 1536 },
1270
+ .max_output = { 2048, 2048 },
12711271 .pre_scan_max_dly = { 40, 40, 40, 40 },
12721272 .intr = &rk3568_vp1_intr,
12731273 .regs = &rk3568_vop_vp1_regs,
....@@ -1277,7 +1277,7 @@
12771277 .feature = VOP_FEATURE_ALPHA_SCALE | VOP_FEATURE_OVERSCAN,
12781278 .soc_id = { 0x3568, 0x3566 },
12791279 .gamma_lut_len = 1024,
1280
- .max_output = { 1920, 1080 },
1280
+ .max_output = { 1920, 1920 },
12811281 .pre_scan_max_dly = { 40, 40, 40, 40 },
12821282 .intr = &rk3568_vp2_intr,
12831283 .regs = &rk3568_vop_vp2_regs,
....@@ -1883,6 +1883,7 @@
18831883 .afbc_enable = VOP_REG(RK3568_CLUSTER0_CTRL, 0x1, 1),
18841884 .enable = VOP_REG(RK3568_CLUSTER0_CTRL, 1, 0),
18851885 .lb_mode = VOP_REG(RK3568_CLUSTER0_CTRL, 0xf, 4),
1886
+ .frm_reset_en = VOP_REG(RK3568_CLUSTER0_CTRL, 1, 31),
18861887 .src_color_ctrl = VOP_REG(RK3568_CLUSTER0_MIX_SRC_COLOR_CTRL, 0xffffffff, 0),
18871888 .dst_color_ctrl = VOP_REG(RK3568_CLUSTER0_MIX_DST_COLOR_CTRL, 0xffffffff, 0),
18881889 .src_alpha_ctrl = VOP_REG(RK3568_CLUSTER0_MIX_SRC_ALPHA_CTRL, 0xffffffff, 0),
....@@ -1893,6 +1894,7 @@
18931894 .afbc_enable = VOP_REG(RK3568_CLUSTER1_CTRL, 0x1, 1),
18941895 .enable = VOP_REG(RK3568_CLUSTER1_CTRL, 1, 0),
18951896 .lb_mode = VOP_REG(RK3568_CLUSTER1_CTRL, 0xf, 4),
1897
+ .frm_reset_en = VOP_REG(RK3568_CLUSTER1_CTRL, 1, 31),
18961898 .src_color_ctrl = VOP_REG(RK3568_CLUSTER1_MIX_SRC_COLOR_CTRL, 0xffffffff, 0),
18971899 .dst_color_ctrl = VOP_REG(RK3568_CLUSTER1_MIX_DST_COLOR_CTRL, 0xffffffff, 0),
18981900 .src_alpha_ctrl = VOP_REG(RK3568_CLUSTER1_MIX_SRC_ALPHA_CTRL, 0xffffffff, 0),
....@@ -1903,6 +1905,7 @@
19031905 .afbc_enable = VOP_REG(RK3588_CLUSTER2_CTRL, 0x1, 1),
19041906 .enable = VOP_REG(RK3588_CLUSTER2_CTRL, 1, 0),
19051907 .lb_mode = VOP_REG(RK3588_CLUSTER2_CTRL, 0xf, 4),
1908
+ .frm_reset_en = VOP_REG(RK3588_CLUSTER2_CTRL, 1, 31),
19061909 .src_color_ctrl = VOP_REG(RK3588_CLUSTER2_MIX_SRC_COLOR_CTRL, 0xffffffff, 0),
19071910 .dst_color_ctrl = VOP_REG(RK3588_CLUSTER2_MIX_DST_COLOR_CTRL, 0xffffffff, 0),
19081911 .src_alpha_ctrl = VOP_REG(RK3588_CLUSTER2_MIX_SRC_ALPHA_CTRL, 0xffffffff, 0),
....@@ -1913,6 +1916,7 @@
19131916 .afbc_enable = VOP_REG(RK3588_CLUSTER3_CTRL, 0x1, 1),
19141917 .enable = VOP_REG(RK3588_CLUSTER3_CTRL, 1, 0),
19151918 .lb_mode = VOP_REG(RK3588_CLUSTER3_CTRL, 0xf, 4),
1919
+ .frm_reset_en = VOP_REG(RK3588_CLUSTER3_CTRL, 1, 31),
19161920 .src_color_ctrl = VOP_REG(RK3588_CLUSTER3_MIX_SRC_COLOR_CTRL, 0xffffffff, 0),
19171921 .dst_color_ctrl = VOP_REG(RK3588_CLUSTER3_MIX_DST_COLOR_CTRL, 0xffffffff, 0),
19181922 .src_alpha_ctrl = VOP_REG(RK3588_CLUSTER3_MIX_SRC_ALPHA_CTRL, 0xffffffff, 0),