kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
..
..
@@ -22,11 +22,77 @@
22
22
 		stdout-path = "serial0:115200n8";
23
23
 	};
24
24
 
25
+	hdmi-out {
26
+		compatible = "hdmi-connector";
27
+		type = "a";
28
+
29
+		port {
30
+			hdmi_con: endpoint {
31
+				remote-endpoint = <&adv7511_out>;
32
+			};
33
+		};
34
+	};
35
+
36
+	lvds-decoder {
37
+		compatible = "thine,thc63lvd1024";
38
+		vcc-supply = <&vcc3v3_d5>;
39
+
40
+		ports {
41
+			#address-cells = <1>;
42
+			#size-cells = <0>;
43
+
44
+			port@0 {
45
+				reg = <0>;
46
+				thc63lvd1024_in: endpoint {
47
+					remote-endpoint = <&lvds0_out>;
48
+				};
49
+			};
50
+
51
+			port@2 {
52
+				reg = <2>;
53
+				thc63lvd1024_out: endpoint {
54
+					remote-endpoint = <&adv7511_in>;
55
+				};
56
+			};
57
+		};
58
+	};
59
+
25
60
 	memory@48000000 {
26
61
 		device_type = "memory";
27
62
 		/* first 128MB is reserved for secure area. */
28
63
 		reg = <0 0x48000000 0 0x78000000>;
29
64
 	};
65
+
66
+	osc1_clk: osc1-clock {
67
+		compatible = "fixed-clock";
68
+		#clock-cells = <0>;
69
+		clock-frequency = <148500000>;
70
+	};
71
+
72
+	vcc1v8_d4: regulator-0 {
73
+		compatible = "regulator-fixed";
74
+		regulator-name = "VCC1V8_D4";
75
+		regulator-min-microvolt = <1800000>;
76
+		regulator-max-microvolt = <1800000>;
77
+		regulator-boot-on;
78
+		regulator-always-on;
79
+	};
80
+
81
+	vcc3v3_d5: regulator-1 {
82
+		compatible = "regulator-fixed";
83
+		regulator-name = "VCC3V3_D5";
84
+		regulator-min-microvolt = <3300000>;
85
+		regulator-max-microvolt = <3300000>;
86
+		regulator-boot-on;
87
+		regulator-always-on;
88
+	};
89
+};
90
+
91
+&du {
92
+	clocks = <&cpg CPG_MOD 724>,
93
+		 <&osc1_clk>;
94
+	clock-names = "du.0", "dclkin.0";
95
+	status = "okay";
30
96
 };
31
97
 
32
98
 &extal_clk {
..
..
@@ -53,11 +119,77 @@
53
119
 	};
54
120
 };
55
121
 
122
+&i2c0 {
123
+	pinctrl-0 = <&i2c0_pins>;
124
+	pinctrl-names = "default";
125
+
126
+	status = "okay";
127
+	clock-frequency = <400000>;
128
+
129
+	hdmi@39 {
130
+		compatible = "adi,adv7511w";
131
+		#sound-dai-cells = <0>;
132
+		reg = <0x39>;
133
+		interrupt-parent = <&gpio1>;
134
+		interrupts = <20 IRQ_TYPE_LEVEL_LOW>;
135
+		avdd-supply = <&vcc1v8_d4>;
136
+		dvdd-supply = <&vcc1v8_d4>;
137
+		pvdd-supply = <&vcc1v8_d4>;
138
+		bgvdd-supply = <&vcc1v8_d4>;
139
+		dvdd-3v-supply = <&vcc3v3_d5>;
140
+
141
+		adi,input-depth = <8>;
142
+		adi,input-colorspace = "rgb";
143
+		adi,input-clock = "1x";
144
+
145
+		ports {
146
+			#address-cells = <1>;
147
+			#size-cells = <0>;
148
+
149
+			port@0 {
150
+				reg = <0>;
151
+				adv7511_in: endpoint {
152
+					remote-endpoint = <&thc63lvd1024_out>;
153
+				};
154
+			};
155
+
156
+			port@1 {
157
+				reg = <1>;
158
+				adv7511_out: endpoint {
159
+					remote-endpoint = <&hdmi_con>;
160
+				};
161
+			};
162
+		};
163
+	};
164
+};
165
+
166
+&lvds0 {
167
+	status = "okay";
168
+
169
+	ports {
170
+		port@1 {
171
+			lvds0_out: endpoint {
172
+				remote-endpoint = <&thc63lvd1024_in>;
173
+			};
174
+		};
175
+	};
176
+};
177
+
56
178
 &pfc {
57
179
 	gether_pins: gether {
58
180
 		groups = "gether_mdio_a", "gether_rgmii",
59
181
 			 "gether_txcrefclk", "gether_txcrefclk_mega";
60
182
 		function = "gether";
183
+	};
184
+
185
+	i2c0_pins: i2c0 {
186
+		groups = "i2c0";
187
+		function = "i2c0";
188
+	};
189
+
190
+	qspi0_pins: qspi0 {
191
+		groups = "qspi0_ctrl", "qspi0_data4";
192
+		function = "qspi0";
61
193
 	};
62
194
 
63
195
 	scif0_pins: scif0 {
..
..
@@ -71,6 +203,73 @@
71
203
 	};
72
204
 };
73
205
 
206
+&rpc {
207
+	pinctrl-0 = <&qspi0_pins>;
208
+	pinctrl-names = "default";
209
+
210
+	status = "okay";
211
+
212
+	flash@0 {
213
+		compatible = "spansion,s25fs512s", "jedec,spi-nor";
214
+		reg = <0>;
215
+		spi-max-frequency = <50000000>;
216
+		spi-rx-bus-width = <4>;
217
+
218
+		partitions {
219
+			compatible = "fixed-partitions";
220
+			#address-cells = <1>;
221
+			#size-cells = <1>;
222
+
223
+			bootparam@0 {
224
+				reg = <0x00000000 0x040000>;
225
+				read-only;
226
+			};
227
+			cr7@40000 {
228
+				reg = <0x00040000 0x080000>;
229
+				read-only;
230
+			};
231
+			cert_header_sa3@c0000 {
232
+				reg = <0x000c0000 0x080000>;
233
+				read-only;
234
+			};
235
+			bl2@140000 {
236
+				reg = <0x00140000 0x040000>;
237
+				read-only;
238
+			};
239
+			cert_header_sa6@180000 {
240
+				reg = <0x00180000 0x040000>;
241
+				read-only;
242
+			};
243
+			bl31@1c0000 {
244
+				reg = <0x001c0000 0x460000>;
245
+				read-only;
246
+			};
247
+			uboot@640000 {
248
+				reg = <0x00640000 0x0c0000>;
249
+				read-only;
250
+			};
251
+			uboot-env@700000 {
252
+				reg = <0x00700000 0x040000>;
253
+				read-only;
254
+			};
255
+			dtb@740000 {
256
+				reg = <0x00740000 0x080000>;
257
+			};
258
+			kernel@7c0000 {
259
+				reg = <0x007c0000 0x1400000>;
260
+			};
261
+			user@1bc0000 {
262
+				reg = <0x01bc0000 0x2440000>;
263
+			};
264
+		};
265
+	};
266
+};
267
+
268
+&rwdt {
269
+	timeout-sec = <60>;
270
+	status = "okay";
271
+};
272
+
74
273
 &scif0 {
75
274
 	pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
76
275
 	pinctrl-names = "default";