kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/arch/arm64/boot/dts/realtek/rtd1295.dtsi
..
..
@@ -1,9 +1,8 @@
1
+// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
1
2
 /*
2
3
  * Realtek RTD1295 SoC
3
4
  *
4
- * Copyright (c) 2016-2017 Andreas Färber
5
- *
6
- * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5
+ * Copyright (c) 2016-2019 Andreas Färber
7
6
  */
8
7
 
9
8
 #include "rtd129x.dtsi"
..
..
@@ -17,28 +16,28 @@
17
16
 
18
17
 		cpu0: cpu@0 {
19
18
 			device_type = "cpu";
20
-			compatible = "arm,cortex-a53", "arm,armv8";
19
+			compatible = "arm,cortex-a53";
21
20
 			reg = <0x0 0x0>;
22
21
 			next-level-cache = <&l2>;
23
22
 		};
24
23
 
25
24
 		cpu1: cpu@1 {
26
25
 			device_type = "cpu";
27
-			compatible = "arm,cortex-a53", "arm,armv8";
26
+			compatible = "arm,cortex-a53";
28
27
 			reg = <0x0 0x1>;
29
28
 			next-level-cache = <&l2>;
30
29
 		};
31
30
 
32
31
 		cpu2: cpu@2 {
33
32
 			device_type = "cpu";
34
-			compatible = "arm,cortex-a53", "arm,armv8";
33
+			compatible = "arm,cortex-a53";
35
34
 			reg = <0x0 0x2>;
36
35
 			next-level-cache = <&l2>;
37
36
 		};
38
37
 
39
38
 		cpu3: cpu@3 {
40
39
 			device_type = "cpu";
41
-			compatible = "arm,cortex-a53", "arm,armv8";
40
+			compatible = "arm,cortex-a53";
42
41
 			reg = <0x0 0x3>;
43
42
 			next-level-cache = <&l2>;
44
43
 		};
..
..
@@ -48,27 +47,16 @@
48
47
 		};
49
48
 	};
50
49
 
51
-	reserved-memory {
52
-		#address-cells = <1>;
53
-		#size-cells = <1>;
54
-		ranges;
55
-
56
-		tee@10100000 {
57
-			reg = <0x10100000 0xf00000>;
58
-			no-map;
59
-		};
60
-	};
61
-
62
50
 	timer {
63
51
 		compatible = "arm,armv8-timer";
64
52
 		interrupts = <GIC_PPI 13
65
-			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
53
+			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
66
54
 			     <GIC_PPI 14
67
-			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
55
+			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
68
56
 			     <GIC_PPI 11
69
-			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
57
+			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
70
58
 			     <GIC_PPI 10
71
-			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>;
59
+			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
72
60
 	};
73
61
 };
74
62