kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/arch/arm64/boot/dts/marvell/armada-ap806-dual.dtsi
..
..
@@ -15,17 +15,47 @@
15
15
 		#address-cells = <1>;
16
16
 		#size-cells = <0>;
17
17
 
18
-		cpu@0 {
18
+		cpu0: cpu@0 {
19
19
 			device_type = "cpu";
20
-			compatible = "arm,cortex-a72", "arm,armv8";
20
+			compatible = "arm,cortex-a72";
21
21
 			reg = <0x000>;
22
22
 			enable-method = "psci";
23
+			#cooling-cells = <2>;
24
+			clocks = <&cpu_clk 0>;
25
+			i-cache-size = <0xc000>;
26
+			i-cache-line-size = <64>;
27
+			i-cache-sets = <256>;
28
+			d-cache-size = <0x8000>;
29
+			d-cache-line-size = <64>;
30
+			d-cache-sets = <256>;
31
+			next-level-cache = <&l2>;
23
32
 		};
24
-		cpu@1 {
33
+		cpu1: cpu@1 {
25
34
 			device_type = "cpu";
26
-			compatible = "arm,cortex-a72", "arm,armv8";
35
+			compatible = "arm,cortex-a72";
27
36
 			reg = <0x001>;
28
37
 			enable-method = "psci";
38
+			#cooling-cells = <2>;
39
+			clocks = <&cpu_clk 0>;
40
+			i-cache-size = <0xc000>;
41
+			i-cache-line-size = <64>;
42
+			i-cache-sets = <256>;
43
+			d-cache-size = <0x8000>;
44
+			d-cache-line-size = <64>;
45
+			d-cache-sets = <256>;
46
+			next-level-cache = <&l2>;
29
47
 		};
48
+
49
+		l2: l2-cache {
50
+			compatible = "cache";
51
+			cache-size = <0x80000>;
52
+			cache-line-size = <64>;
53
+			cache-sets = <512>;
54
+		};
55
+	};
56
+
57
+	thermal-zones {
58
+		/delete-node/ ap-thermal-cpu2;
59
+		/delete-node/ ap-thermal-cpu3;
30
60
 	};
31
61
 };