kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/arch/arm64/boot/dts/marvell/armada-8040-db.dts
..
..
@@ -27,6 +27,8 @@
27
27
 		ethernet1 = &cp0_eth2;
28
28
 		ethernet2 = &cp1_eth0;
29
29
 		ethernet3 = &cp1_eth1;
30
+		i2c1 = &cp0_i2c0;
31
+		i2c2 = &cp1_i2c0;
30
32
 	};
31
33
 
32
34
 	cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus {
..
..
@@ -52,11 +54,6 @@
52
54
 		vcc-supply = <&cp0_reg_usb3_0_vbus>;
53
55
 	};
54
56
 
55
-	cp0_usb3_1_phy: cp0-usb3-1-phy {
56
-		compatible = "usb-nop-xceiv";
57
-		vcc-supply = <&cp0_reg_usb3_1_vbus>;
58
-	};
59
-
60
57
 	cp1_reg_usb3_0_vbus: cp1-usb3-0-vbus {
61
58
 		compatible = "regulator-fixed";
62
59
 		regulator-name = "cp1-usb3h0-vbus";
..
..
@@ -72,17 +69,10 @@
72
69
 	};
73
70
 };
74
71
 
75
-&i2c0 {
76
-	status = "okay";
77
-	clock-frequency = <100000>;
78
-};
79
-
80
72
 &spi0 {
81
73
 	status = "okay";
82
74
 
83
75
 	spi-flash@0 {
84
-		#address-cells = <1>;
85
-		#size-cells = <1>;
86
76
 		compatible = "jedec,spi-nor";
87
77
 		reg = <0>;
88
78
 		spi-max-frequency = <10000000>;
..
..
@@ -113,11 +103,15 @@
113
103
 
114
104
 /* CON6 on CP0 expansion */
115
105
 &cp0_pcie0 {
106
+	phys = <&cp0_comphy0 0>;
107
+	phy-names = "cp0-pcie0-x1-phy";
116
108
 	status = "okay";
117
109
 };
118
110
 
119
111
 /* CON5 on CP0 expansion */
120
112
 &cp0_pcie2 {
113
+	phys = <&cp0_comphy5 2>;
114
+	phy-names = "cp0-pcie2-x1-phy";
121
115
 	status = "okay";
122
116
 };
123
117
 
..
..
@@ -148,6 +142,15 @@
148
142
 /* CON4 on CP0 expansion */
149
143
 &cp0_sata0 {
150
144
 	status = "okay";
145
+
146
+	sata-port@0 {
147
+		phys = <&cp0_comphy1 0>;
148
+		phy-names = "cp0-sata0-0-phy";
149
+	};
150
+	sata-port@1 {
151
+		phys = <&cp0_comphy3 1>;
152
+		phy-names = "cp0-sata0-1-phy";
153
+	};
151
154
 };
152
155
 
153
156
 /* CON9 on CP0 expansion */
..
..
@@ -156,9 +159,17 @@
156
159
 	status = "okay";
157
160
 };
158
161
 
162
+&cp0_comphy4 {
163
+	cp0_usbh1_con: connector {
164
+		compatible = "usb-a-connector";
165
+		phy-supply = <&cp0_reg_usb3_1_vbus>;
166
+	};
167
+};
168
+
159
169
 /* CON10 on CP0 expansion */
160
170
 &cp0_usb3_1 {
161
-	usb-phy = <&cp0_usb3_1_phy>;
171
+	phys = <&cp0_comphy4 1>;
172
+	phy-names = "cp0-usb3h1-comphy";
162
173
 	status = "okay";
163
174
 };
164
175
 
..
..
@@ -192,16 +203,22 @@
192
203
 
193
204
 /* CON6 on CP1 expansion */
194
205
 &cp1_pcie0 {
206
+	phys = <&cp1_comphy0 0>;
207
+	phy-names = "cp1-pcie0-x1-phy";
195
208
 	status = "okay";
196
209
 };
197
210
 
198
211
 /* CON7 on CP1 expansion */
199
212
 &cp1_pcie1 {
213
+	phys = <&cp1_comphy4 1>;
214
+	phy-names = "cp1-pcie1-x1-phy";
200
215
 	status = "okay";
201
216
 };
202
217
 
203
218
 /* CON5 on CP1 expansion */
204
219
 &cp1_pcie2 {
220
+	phys = <&cp1_comphy5 2>;
221
+	phy-names = "cp1-pcie2-x1-phy";
205
222
 	status = "okay";
206
223
 };
207
224
 
..
..
@@ -214,8 +231,6 @@
214
231
 	status = "okay";
215
232
 
216
233
 	spi-flash@0 {
217
-		#address-cells = <0x1>;
218
-		#size-cells = <0x1>;
219
234
 		compatible = "jedec,spi-nor";
220
235
 		reg = <0x0>;
221
236
 		spi-max-frequency = <20000000>;
..
..
@@ -280,6 +295,15 @@
280
295
 /* CON4 on CP1 expansion */
281
296
 &cp1_sata0 {
282
297
 	status = "okay";
298
+
299
+	sata-port@0 {
300
+		phys = <&cp1_comphy1 0>;
301
+		phy-names = "cp1-sata0-0-phy";
302
+	};
303
+	sata-port@1 {
304
+		phys = <&cp1_comphy3 1>;
305
+		phy-names = "cp1-sata0-1-phy";
306
+	};
283
307
 };
284
308
 
285
309
 /* CON9 on CP1 expansion */