kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/arch/arm/boot/dts/imx6sx-nitrogen6sx.dts
..
..
@@ -107,7 +107,7 @@
107
107
 	pinctrl-0 = <&pinctrl_ecspi1>;
108
108
 	status = "okay";
109
109
 
110
-	flash: m25p80@0 {
110
+	flash: flash@0 {
111
111
 		compatible = "microchip,sst25vf016b";
112
112
 		spi-max-frequency = <20000000>;
113
113
 		reg = <0>;
..
..
@@ -229,6 +229,7 @@
229
229
 };
230
230
 
231
231
 &pwm4 {
232
+	#pwm-cells = <2>;
232
233
 	pinctrl-names = "default";
233
234
 	pinctrl-0 = <&pinctrl_pwm4>;
234
235
 	status = "okay";
..
..
@@ -484,31 +485,31 @@
484
485
 
485
486
 	pinctrl_uart1: uart1grp {
486
487
 		fsl,pins = <
487
-			MX6SX_PAD_GPIO1_IO04__UART1_TX		0x1b0b1
488
-			MX6SX_PAD_GPIO1_IO05__UART1_RX		0x1b0b1
488
+			MX6SX_PAD_GPIO1_IO04__UART1_DCE_TX		0x1b0b1
489
+			MX6SX_PAD_GPIO1_IO05__UART1_DCE_RX		0x1b0b1
489
490
 		>;
490
491
 	};
491
492
 
492
493
 	pinctrl_uart2: uart2grp {
493
494
 		fsl,pins = <
494
-			MX6SX_PAD_GPIO1_IO06__UART2_TX		0x1b0b1
495
-			MX6SX_PAD_GPIO1_IO07__UART2_RX		0x1b0b1
495
+			MX6SX_PAD_GPIO1_IO06__UART2_DCE_TX		0x1b0b1
496
+			MX6SX_PAD_GPIO1_IO07__UART2_DCE_RX		0x1b0b1
496
497
 		>;
497
498
 	};
498
499
 
499
500
 	pinctrl_uart3: uart3grp {
500
501
 		fsl,pins = <
501
-			MX6SX_PAD_QSPI1B_SS0_B__UART3_TX	0x1b0b1
502
-			MX6SX_PAD_QSPI1B_SCLK__UART3_RX		0x1b0b1
502
+			MX6SX_PAD_QSPI1B_SS0_B__UART3_DCE_TX		0x1b0b1
503
+			MX6SX_PAD_QSPI1B_SCLK__UART3_DCE_RX		0x1b0b1
503
504
 		>;
504
505
 	};
505
506
 
506
507
 	pinctrl_uart5: uart5grp {
507
508
 		fsl,pins = <
508
-			MX6SX_PAD_KEY_COL3__UART5_TX		0x1b0b1
509
-			MX6SX_PAD_KEY_ROW3__UART5_RX		0x1b0b1
510
-			MX6SX_PAD_SD3_DATA6__UART3_RTS_B	0x1b0b1
511
-			MX6SX_PAD_SD3_DATA7__UART3_CTS_B	0x1b0b1
509
+			MX6SX_PAD_KEY_COL3__UART5_DCE_TX		0x1b0b1
510
+			MX6SX_PAD_KEY_ROW3__UART5_DCE_RX		0x1b0b1
511
+			MX6SX_PAD_SD3_DATA6__UART3_DCE_RTS		0x1b0b1
512
+			MX6SX_PAD_SD3_DATA7__UART3_DCE_CTS		0x1b0b1
512
513
 		>;
513
514
 	};
514
515