kernel_5.10 no rt

hc

2023-12-11 6778948f9de86c3cfaf36725a7c87dcff9ba247f

 kernel/arch/arc/boot/dts/hsdk.dts
..
..
@@ -1,9 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright (C) 2017 Synopsys, Inc. (www.synopsys.com)
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License version 2 as
6
- * published by the Free Software Foundation.
7
4
  */
8
5
 
9
6
 /*
..
..
@@ -11,15 +8,15 @@
11
8
  */
12
9
 /dts-v1/;
13
10
 
14
-#include <dt-bindings/net/ti-dp83867.h>
11
+#include <dt-bindings/gpio/gpio.h>
15
12
 #include <dt-bindings/reset/snps,hsdk-reset.h>
16
13
 
17
14
 / {
18
15
 	model = "snps,hsdk";
19
16
 	compatible = "snps,hsdk";
20
17
 
21
-	#address-cells = <1>;
22
-	#size-cells = <1>;
18
+	#address-cells = <2>;
19
+	#size-cells = <2>;
23
20
 
24
21
 	chosen {
25
22
 		bootargs = "earlycon=uart8250,mmio32,0xf0005000,115200n8 console=ttyS0,115200n8 debug print-fatal-signals=1";
..
..
@@ -68,6 +65,14 @@
68
65
 		clock-frequency = <33333333>;
69
66
 	};
70
67
 
68
+	reg_5v0: regulator-5v0 {
69
+		compatible = "regulator-fixed";
70
+
71
+		regulator-name = "5v0-supply";
72
+		regulator-min-microvolt = <5000000>;
73
+		regulator-max-microvolt = <5000000>;
74
+	};
75
+
71
76
 	cpu_intc: cpu-interrupt-controller {
72
77
 		compatible = "snps,archs-intc";
73
78
 		interrupt-controller;
..
..
@@ -107,17 +112,17 @@
107
112
 		#size-cells = <1>;
108
113
 		interrupt-parent = <&idu_intc>;
109
114
 
110
-		ranges = <0x00000000 0xf0000000 0x10000000>;
115
+		ranges = <0x00000000 0x0 0xf0000000 0x10000000>;
111
116
 
112
117
 		cgu_rst: reset-controller@8a0 {
113
118
 			compatible = "snps,hsdk-reset";
114
119
 			#reset-cells = <1>;
115
-			reg = <0x8A0 0x4>, <0xFF0 0x4>;
120
+			reg = <0x8a0 0x4>, <0xff0 0x4>;
116
121
 		};
117
122
 
118
123
 		core_clk: core-clk@0 {
119
124
 			compatible = "snps,hsdk-core-pll-clock";
120
-			reg = <0x00 0x10>, <0x14B8 0x4>;
125
+			reg = <0x00 0x10>, <0x14b8 0x4>;
121
126
 			#clock-cells = <0>;
122
127
 			clocks = <&input_clk>;
123
128
 
..
..
@@ -169,6 +174,36 @@
169
174
 			#clock-cells = <0>;
170
175
 		};
171
176
 
177
+		gpu_core_clk: gpu-core-clk {
178
+			compatible = "fixed-clock";
179
+			clock-frequency = <400000000>;
180
+			#clock-cells = <0>;
181
+		};
182
+
183
+		gpu_dma_clk: gpu-dma-clk {
184
+			compatible = "fixed-clock";
185
+			clock-frequency = <400000000>;
186
+			#clock-cells = <0>;
187
+		};
188
+
189
+		gpu_cfg_clk: gpu-cfg-clk {
190
+			compatible = "fixed-clock";
191
+			clock-frequency = <200000000>;
192
+			#clock-cells = <0>;
193
+		};
194
+
195
+		dmac_core_clk: dmac-core-clk {
196
+			compatible = "fixed-clock";
197
+			clock-frequency = <400000000>;
198
+			#clock-cells = <0>;
199
+		};
200
+
201
+		dmac_cfg_clk: dmac-gpu-cfg-clk {
202
+			compatible = "fixed-clock";
203
+			clock-frequency = <200000000>;
204
+			#clock-cells = <0>;
205
+		};
206
+
172
207
 		gmac: ethernet@8000 {
173
208
 			#interrupt-cells = <1>;
174
209
 			compatible = "snps,dwmac";
..
..
@@ -195,9 +230,6 @@
195
230
 				compatible = "snps,dwmac-mdio";
196
231
 				phy0: ethernet-phy@0 { /* Micrel KSZ9031 */
197
232
 					reg = <0>;
198
-					ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
199
-					ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
200
-					ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
201
233
 				};
202
234
 			};
203
235
 		};
..
..
@@ -206,6 +238,7 @@
206
238
 			compatible = "snps,hsdk-v1.0-ohci", "generic-ohci";
207
239
 			reg = <0x60000 0x100>;
208
240
 			interrupts = <15>;
241
+			resets = <&cgu_rst HSDK_USB_RESET>;
209
242
 			dma-coherent;
210
243
 		};
211
244
 
..
..
@@ -213,6 +246,7 @@
213
246
 			compatible = "snps,hsdk-v1.0-ehci", "generic-ehci";
214
247
 			reg = <0x40000 0x100>;
215
248
 			interrupts = <15>;
249
+			resets = <&cgu_rst HSDK_USB_RESET>;
216
250
 			dma-coherent;
217
251
 		};
218
252
 
..
..
@@ -228,12 +262,90 @@
228
262
 			bus-width = <4>;
229
263
 			dma-coherent;
230
264
 		};
265
+
266
+		spi0: spi@20000 {
267
+			compatible = "snps,dw-apb-ssi";
268
+			reg = <0x20000 0x100>;
269
+			#address-cells = <1>;
270
+			#size-cells = <0>;
271
+			interrupts = <16>;
272
+			num-cs = <2>;
273
+			reg-io-width = <4>;
274
+			clocks = <&input_clk>;
275
+			cs-gpios = <&creg_gpio 0 GPIO_ACTIVE_LOW>,
276
+				   <&creg_gpio 1 GPIO_ACTIVE_LOW>;
277
+
278
+			spi-flash@0 {
279
+				compatible = "sst26wf016b", "jedec,spi-nor";
280
+				reg = <0>;
281
+				#address-cells = <1>;
282
+				#size-cells = <1>;
283
+				spi-max-frequency = <4000000>;
284
+			};
285
+
286
+			adc@1 {
287
+				compatible = "ti,adc108s102";
288
+				reg = <1>;
289
+				vref-supply = <&reg_5v0>;
290
+				spi-max-frequency = <1000000>;
291
+			};
292
+		};
293
+
294
+		creg_gpio: gpio@14b0 {
295
+			compatible = "snps,creg-gpio-hsdk";
296
+			reg = <0x14b0 0x4>;
297
+			gpio-controller;
298
+			#gpio-cells = <2>;
299
+			ngpios = <2>;
300
+		};
301
+
302
+		gpio: gpio@3000 {
303
+			compatible = "snps,dw-apb-gpio";
304
+			reg = <0x3000 0x20>;
305
+			#address-cells = <1>;
306
+			#size-cells = <0>;
307
+
308
+			gpio_port_a: gpio-controller@0 {
309
+				compatible = "snps,dw-apb-gpio-port";
310
+				gpio-controller;
311
+				#gpio-cells = <2>;
312
+				snps,nr-gpios = <24>;
313
+				reg = <0>;
314
+			};
315
+		};
316
+
317
+		gpu_3d: gpu@90000 {
318
+			compatible = "vivante,gc";
319
+			reg = <0x90000 0x4000>;
320
+			clocks = <&gpu_dma_clk>,
321
+				 <&gpu_cfg_clk>,
322
+				 <&gpu_core_clk>,
323
+				 <&gpu_core_clk>;
324
+			clock-names = "bus", "reg", "core", "shader";
325
+			interrupts = <28>;
326
+		};
327
+
328
+		dmac: dmac@80000 {
329
+			compatible = "snps,axi-dma-1.01a";
330
+			reg = <0x80000 0x400>;
331
+			interrupts = <27>;
332
+			clocks = <&dmac_core_clk>, <&dmac_cfg_clk>;
333
+			clock-names = "core-clk", "cfgr-clk";
334
+
335
+			dma-channels = <4>;
336
+			snps,dma-masters = <2>;
337
+			snps,data-width = <3>;
338
+			snps,block-size = <4096 4096 4096 4096>;
339
+			snps,priority = <0 1 2 3>;
340
+			snps,axi-max-burst-len = <16>;
341
+		};
231
342
 	};
232
343
 
233
344
 	memory@80000000 {
234
-		#address-cells = <1>;
235
-		#size-cells = <1>;
345
+		#address-cells = <2>;
346
+		#size-cells = <2>;
236
347
 		device_type = "memory";
237
-		reg = <0x80000000 0x40000000>;  /* 1 GiB */
348
+		reg = <0x0 0x80000000 0x0 0x40000000>;  /* 1 GB lowmem */
349
+		/*     0x1 0x00000000 0x0 0x40000000>;     1 GB highmem */
238
350
 	};
239
351
 };