disable i2c1

hc

2024-05-11 645e752c5a84baeb21015cdc85fc05b7d16312c8

 kernel/arch/arm/boot/dts/spear13xx.dtsi
..
..
@@ -1,19 +1,13 @@
1
+// SPDX-License-Identifier: GPL-2.0-or-later
1
2
 /*
2
3
  * DTS file for all SPEAr13xx SoCs
3
4
  *
4
5
  * Copyright 2012 Viresh Kumar <vireshk@kernel.org>
5
- *
6
- * The code contained herein is licensed under the GNU General Public
7
- * License. You may obtain a copy of the GNU General Public License
8
- * Version 2 or later at the following locations:
9
- *
10
- * http://www.opensource.org/licenses/gpl-license.html
11
- * http://www.gnu.org/copyleft/gpl.html
12
6
  */
13
7
 
14
-/include/ "skeleton.dtsi"
15
-
16
8
 / {
9
+	#address-cells = <1>;
10
+	#size-cells = <1>;
17
11
 	interrupt-parent = <&gic>;
18
12
 
19
13
 	cpus {
..
..
@@ -49,7 +43,7 @@
49
43
 			      0 7 0x04>;
50
44
 	};
51
45
 
52
-	L2: l2-cache {
46
+	L2: cache-controller {
53
47
 		    compatible = "arm,pl310-cache";
54
48
 		    reg = <0xed000000 0x1000>;
55
49
 		    cache-unified;
..
..
@@ -290,9 +284,9 @@
290
284
 				#size-cells = <0>;
291
285
 				interrupts = <0 31 0x4>;
292
286
 				status = "disabled";
293
-				dmas = <&dwdma0 4 0 0>,
294
-					<&dwdma0 5 0 0>;
295
-				dma-names = "tx", "rx";
287
+				dmas = <&dwdma0 5 0 0>,
288
+					<&dwdma0 4 0 0>;
289
+				dma-names = "rx", "tx";
296
290
 			};
297
291
 
298
292
 			rtc@e0580000 {