| .. | .. |
|---|
| 36 | 36 | spi1 = &ecspi2; |
|---|
| 37 | 37 | spi3 = &ecspi3; |
|---|
| 38 | 38 | spi4 = &ecspi4; |
|---|
| 39 | + usb0 = &usbotg1; |
|---|
| 40 | + usb1 = &usbotg2; |
|---|
| 39 | 41 | usbphy0 = &usbphy1; |
|---|
| 40 | 42 | usbphy1 = &usbphy2; |
|---|
| 41 | 43 | }; |
|---|
| .. | .. |
|---|
| 49 | 51 | device_type = "cpu"; |
|---|
| 50 | 52 | reg = <0>; |
|---|
| 51 | 53 | next-level-cache = <&L2>; |
|---|
| 52 | | - operating-points = < |
|---|
| 54 | + operating-points = |
|---|
| 53 | 55 | /* kHz uV */ |
|---|
| 54 | | - 996000 1275000 |
|---|
| 55 | | - 792000 1175000 |
|---|
| 56 | | - 396000 1075000 |
|---|
| 57 | | - 198000 975000 |
|---|
| 58 | | - >; |
|---|
| 59 | | - fsl,soc-operating-points = < |
|---|
| 56 | + <996000 1275000>, |
|---|
| 57 | + <792000 1175000>, |
|---|
| 58 | + <396000 1075000>, |
|---|
| 59 | + <198000 975000>; |
|---|
| 60 | + fsl,soc-operating-points = |
|---|
| 60 | 61 | /* ARM kHz SOC-PU uV */ |
|---|
| 61 | | - 996000 1175000 |
|---|
| 62 | | - 792000 1175000 |
|---|
| 63 | | - 396000 1175000 |
|---|
| 64 | | - 198000 1175000 |
|---|
| 65 | | - >; |
|---|
| 62 | + <996000 1175000>, |
|---|
| 63 | + <792000 1175000>, |
|---|
| 64 | + <396000 1175000>, |
|---|
| 65 | + <198000 1175000>; |
|---|
| 66 | 66 | clock-latency = <61036>; /* two CLK32 periods */ |
|---|
| 67 | 67 | #cooling-cells = <2>; |
|---|
| 68 | 68 | clocks = <&clks IMX6SLL_CLK_ARM>, |
|---|
| .. | .. |
|---|
| 552 | 552 | reg = <0x020ca000 0x1000>; |
|---|
| 553 | 553 | interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>; |
|---|
| 554 | 554 | clocks = <&clks IMX6SLL_CLK_USBPHY2>; |
|---|
| 555 | | - phy-reg_3p0-supply = <®_3p0>; |
|---|
| 555 | + phy-3p0-supply = <®_3p0>; |
|---|
| 556 | 556 | fsl,anatop = <&anatop>; |
|---|
| 557 | 557 | }; |
|---|
| 558 | 558 | |
|---|