disable i2c1

hc

2024-05-11 645e752c5a84baeb21015cdc85fc05b7d16312c8

 kernel/arch/arm/boot/dts/imx53.dtsi
..
..
@@ -1,14 +1,7 @@
1
-/*
2
- * Copyright 2011 Freescale Semiconductor, Inc.
3
- * Copyright 2011 Linaro Ltd.
4
- *
5
- * The code contained herein is licensed under the GNU General Public
6
- * License. You may obtain a copy of the GNU General Public License
7
- * Version 2 or later at the following locations:
8
- *
9
- * http://www.opensource.org/licenses/gpl-license.html
10
- * http://www.gnu.org/copyleft/gpl.html
11
- */
1
+// SPDX-License-Identifier: GPL-2.0+
2
+//
3
+// Copyright 2011 Freescale Semiconductor, Inc.
4
+// Copyright 2011 Linaro Ltd.
12
5
 
13
6
 #include "imx53-pinfunc.h"
14
7
 #include <dt-bindings/clock/imx5-clock.h>
..
..
@@ -38,6 +31,7 @@
38
31
 		i2c0 = &i2c1;
39
32
 		i2c1 = &i2c2;
40
33
 		i2c2 = &i2c3;
34
+		ipu0 = &ipu;
41
35
 		mmc0 = &esdhc1;
42
36
 		mmc1 = &esdhc2;
43
37
 		mmc2 = &esdhc3;
..
..
@@ -76,6 +70,11 @@
76
70
 	display-subsystem {
77
71
 		compatible = "fsl,imx-display-subsystem";
78
72
 		ports = <&ipu_di0>, <&ipu_di1>;
73
+	};
74
+
75
+	capture_subsystem {
76
+		compatible = "fsl,imx-capture-subsystem";
77
+		ports = <&ipu_csi0>, <&ipu_csi1>;
79
78
 	};
80
79
 
81
80
 	tzic: tz-interrupt-controller@fffc000 {
..
..
@@ -165,10 +164,16 @@
165
164
 
166
165
 			ipu_csi0: port@0 {
167
166
 				reg = <0>;
167
+
168
+				ipu_csi0_from_parallel_sensor: endpoint {
169
+				};
168
170
 			};
169
171
 
170
172
 			ipu_csi1: port@1 {
171
173
 				reg = <1>;
174
+
175
+				ipu_csi1_from_parallel_sensor: endpoint {
176
+				};
172
177
 			};
173
178
 
174
179
 			ipu_di0: port@2 {
..
..
@@ -207,7 +212,17 @@
207
212
 			};
208
213
 		};
209
214
 
210
-		aips@50000000 { /* AIPS1 */
215
+		gpu: gpu@30000000 {
216
+			compatible = "amd,imageon-200.0", "amd,imageon";
217
+			reg = <0x30000000 0x20000>;
218
+			reg-names = "kgsl_3d0_reg_memory";
219
+			interrupts = <12>;
220
+			interrupt-names = "kgsl_3d0_irq";
221
+			clocks = <&clks IMX5_CLK_GPU3D_GATE>, <&clks IMX5_CLK_GARB_GATE>;
222
+			clock-names = "core_clk", "mem_iface_clk";
223
+		};
224
+
225
+		bus@50000000 { /* AIPS1 */
211
226
 			compatible = "fsl,aips-bus", "simple-bus";
212
227
 			#address-cells = <1>;
213
228
 			#size-cells = <1>;
..
..
@@ -221,7 +236,7 @@
221
236
 				reg = <0x50000000 0x40000>;
222
237
 				ranges;
223
238
 
224
-				esdhc1: esdhc@50004000 {
239
+				esdhc1: mmc@50004000 {
225
240
 					compatible = "fsl,imx53-esdhc";
226
241
 					reg = <0x50004000 0x4000>;
227
242
 					interrupts = <1>;
..
..
@@ -233,7 +248,7 @@
233
248
 					status = "disabled";
234
249
 				};
235
250
 
236
-				esdhc2: esdhc@50008000 {
251
+				esdhc2: mmc@50008000 {
237
252
 					compatible = "fsl,imx53-esdhc";
238
253
 					reg = <0x50008000 0x4000>;
239
254
 					interrupts = <2>;
..
..
@@ -257,7 +272,7 @@
257
272
 					status = "disabled";
258
273
 				};
259
274
 
260
-				ecspi1: ecspi@50010000 {
275
+				ecspi1: spi@50010000 {
261
276
 					#address-cells = <1>;
262
277
 					#size-cells = <0>;
263
278
 					compatible = "fsl,imx53-ecspi", "fsl,imx51-ecspi";
..
..
@@ -286,7 +301,7 @@
286
301
 					status = "disabled";
287
302
 				};
288
303
 
289
-				esdhc3: esdhc@50020000 {
304
+				esdhc3: mmc@50020000 {
290
305
 					compatible = "fsl,imx53-esdhc";
291
306
 					reg = <0x50020000 0x4000>;
292
307
 					interrupts = <3>;
..
..
@@ -298,7 +313,7 @@
298
313
 					status = "disabled";
299
314
 				};
300
315
 
301
-				esdhc4: esdhc@50024000 {
316
+				esdhc4: mmc@50024000 {
302
317
 					compatible = "fsl,imx53-esdhc";
303
318
 					reg = <0x50024000 0x4000>;
304
319
 					interrupts = <4>;
..
..
@@ -510,7 +525,7 @@
510
525
 			};
511
526
 
512
527
 			pwm1: pwm@53fb4000 {
513
-				#pwm-cells = <2>;
528
+				#pwm-cells = <3>;
514
529
 				compatible = "fsl,imx53-pwm", "fsl,imx27-pwm";
515
530
 				reg = <0x53fb4000 0x4000>;
516
531
 				clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
..
..
@@ -520,7 +535,7 @@
520
535
 			};
521
536
 
522
537
 			pwm2: pwm@53fb8000 {
523
-				#pwm-cells = <2>;
538
+				#pwm-cells = <3>;
524
539
 				compatible = "fsl,imx53-pwm", "fsl,imx27-pwm";
525
540
 				reg = <0x53fb8000 0x4000>;
526
541
 				clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
..
..
@@ -573,9 +588,10 @@
573
588
 				status = "disabled";
574
589
 			};
575
590
 
576
-			src: src@53fd0000 {
591
+			src: reset-controller@53fd0000 {
577
592
 				compatible = "fsl,imx53-src", "fsl,imx51-src";
578
593
 				reg = <0x53fd0000 0x4000>;
594
+				interrupts = <75>;
579
595
 				#reset-cells = <1>;
580
596
 			};
581
597
 
..
..
@@ -639,7 +655,7 @@
639
655
 			};
640
656
 		};
641
657
 
642
-		aips@60000000 {	/* AIPS2 */
658
+		bus@60000000 {	/* AIPS2 */
643
659
 			compatible = "fsl,aips-bus", "simple-bus";
644
660
 			#address-cells = <1>;
645
661
 			#size-cells = <1>;
..
..
@@ -651,7 +667,7 @@
651
667
 				reg = <0x63f00000 0x60>;
652
668
 			};
653
669
 
654
-			iim: iim@63f98000 {
670
+			iim: efuse@63f98000 {
655
671
 				compatible = "fsl,imx53-iim", "fsl,imx27-iim";
656
672
 				reg = <0x63f98000 0x4000>;
657
673
 				interrupts = <69>;
..
..
@@ -682,7 +698,7 @@
682
698
 				status = "disabled";
683
699
 			};
684
700
 
685
-			ecspi2: ecspi@63fac000 {
701
+			ecspi2: spi@63fac000 {
686
702
 				#address-cells = <1>;
687
703
 				#size-cells = <0>;
688
704
 				compatible = "fsl,imx53-ecspi", "fsl,imx51-ecspi";
..
..
@@ -694,7 +710,7 @@
694
710
 				status = "disabled";
695
711
 			};
696
712
 
697
-			sdma: sdma@63fb0000 {
713
+			sdma: dma-controller@63fb0000 {
698
714
 				compatible = "fsl,imx53-sdma", "fsl,imx35-sdma";
699
715
 				reg = <0x63fb0000 0x4000>;
700
716
 				interrupts = <6>;
..
..
@@ -705,7 +721,7 @@
705
721
 				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx53.bin";
706
722
 			};
707
723
 
708
-			cspi: cspi@63fc0000 {
724
+			cspi: spi@63fc0000 {
709
725
 				#address-cells = <1>;
710
726
 				#size-cells = <0>;
711
727
 				compatible = "fsl,imx53-cspi", "fsl,imx35-cspi";