| .. | .. |
|---|
| 21 | 21 | gpio0 = &gpio1; |
|---|
| 22 | 22 | gpio1 = &gpio2; |
|---|
| 23 | 23 | gpio2 = &gpio3; |
|---|
| 24 | + i2c0 = &i2c1; |
|---|
| 25 | + i2c1 = &i2c2; |
|---|
| 26 | + i2c2 = &i2c3; |
|---|
| 27 | + mmc0 = &esdhc1; |
|---|
| 28 | + mmc1 = &esdhc2; |
|---|
| 29 | + mmc2 = &esdhc3; |
|---|
| 24 | 30 | serial0 = &uart1; |
|---|
| 25 | 31 | serial1 = &uart2; |
|---|
| 26 | 32 | serial2 = &uart3; |
|---|
| .. | .. |
|---|
| 53 | 59 | interrupt-parent = <&avic>; |
|---|
| 54 | 60 | ranges; |
|---|
| 55 | 61 | |
|---|
| 56 | | - L2: l2-cache@30000000 { |
|---|
| 62 | + L2: cache-controller@30000000 { |
|---|
| 57 | 63 | compatible = "arm,l210-cache"; |
|---|
| 58 | 64 | reg = <0x30000000 0x1000>; |
|---|
| 59 | 65 | cache-unified; |
|---|
| 60 | 66 | cache-level = <2>; |
|---|
| 61 | 67 | }; |
|---|
| 62 | 68 | |
|---|
| 63 | | - aips1: aips@43f00000 { |
|---|
| 69 | + aips1: bus@43f00000 { |
|---|
| 64 | 70 | compatible = "fsl,aips", "simple-bus"; |
|---|
| 65 | 71 | #address-cells = <1>; |
|---|
| 66 | 72 | #size-cells = <1>; |
|---|
| .. | .. |
|---|
| 131 | 137 | status = "disabled"; |
|---|
| 132 | 138 | }; |
|---|
| 133 | 139 | |
|---|
| 134 | | - spi1: cspi@43fa4000 { |
|---|
| 140 | + spi1: spi@43fa4000 { |
|---|
| 135 | 141 | #address-cells = <1>; |
|---|
| 136 | 142 | #size-cells = <0>; |
|---|
| 137 | 143 | compatible = "fsl,imx35-cspi"; |
|---|
| .. | .. |
|---|
| 172 | 178 | status = "disabled"; |
|---|
| 173 | 179 | }; |
|---|
| 174 | 180 | |
|---|
| 175 | | - spi2: cspi@50010000 { |
|---|
| 181 | + spi2: spi@50010000 { |
|---|
| 176 | 182 | #address-cells = <1>; |
|---|
| 177 | 183 | #size-cells = <0>; |
|---|
| 178 | 184 | compatible = "fsl,imx35-cspi"; |
|---|
| .. | .. |
|---|
| 193 | 199 | }; |
|---|
| 194 | 200 | }; |
|---|
| 195 | 201 | |
|---|
| 196 | | - aips2: aips@53f00000 { |
|---|
| 202 | + aips2: bus@53f00000 { |
|---|
| 197 | 203 | compatible = "fsl,aips", "simple-bus"; |
|---|
| 198 | 204 | #address-cells = <1>; |
|---|
| 199 | 205 | #size-cells = <1>; |
|---|
| .. | .. |
|---|
| 225 | 231 | #interrupt-cells = <2>; |
|---|
| 226 | 232 | }; |
|---|
| 227 | 233 | |
|---|
| 228 | | - esdhc1: esdhc@53fb4000 { |
|---|
| 234 | + esdhc1: mmc@53fb4000 { |
|---|
| 229 | 235 | compatible = "fsl,imx35-esdhc"; |
|---|
| 230 | 236 | reg = <0x53fb4000 0x4000>; |
|---|
| 231 | 237 | interrupts = <7>; |
|---|
| .. | .. |
|---|
| 234 | 240 | status = "disabled"; |
|---|
| 235 | 241 | }; |
|---|
| 236 | 242 | |
|---|
| 237 | | - esdhc2: esdhc@53fb8000 { |
|---|
| 243 | + esdhc2: mmc@53fb8000 { |
|---|
| 238 | 244 | compatible = "fsl,imx35-esdhc"; |
|---|
| 239 | 245 | reg = <0x53fb8000 0x4000>; |
|---|
| 240 | 246 | interrupts = <8>; |
|---|
| .. | .. |
|---|
| 243 | 249 | status = "disabled"; |
|---|
| 244 | 250 | }; |
|---|
| 245 | 251 | |
|---|
| 246 | | - esdhc3: esdhc@53fbc000 { |
|---|
| 252 | + esdhc3: mmc@53fbc000 { |
|---|
| 247 | 253 | compatible = "fsl,imx35-esdhc"; |
|---|
| 248 | 254 | reg = <0x53fbc000 0x4000>; |
|---|
| 249 | 255 | interrupts = <9>; |
|---|
| .. | .. |
|---|
| 278 | 284 | #interrupt-cells = <2>; |
|---|
| 279 | 285 | }; |
|---|
| 280 | 286 | |
|---|
| 281 | | - sdma: sdma@53fd4000 { |
|---|
| 287 | + sdma: dma-controller@53fd4000 { |
|---|
| 282 | 288 | compatible = "fsl,imx35-sdma"; |
|---|
| 283 | 289 | reg = <0x53fd4000 0x4000>; |
|---|
| 284 | 290 | clocks = <&clks 9>, <&clks 65>; |
|---|
| .. | .. |
|---|
| 314 | 320 | status = "disabled"; |
|---|
| 315 | 321 | }; |
|---|
| 316 | 322 | |
|---|
| 317 | | - iim@53ff0000 { |
|---|
| 323 | + efuse@53ff0000 { |
|---|
| 318 | 324 | compatible = "fsl,imx35-iim"; |
|---|
| 319 | 325 | reg = <0x53ff0000 0x4000>; |
|---|
| 320 | 326 | interrupts = <19>; |
|---|