disable i2c1

hc

2024-05-11 645e752c5a84baeb21015cdc85fc05b7d16312c8

 kernel/arch/arm/boot/dts/imx31.dtsi
..
..
@@ -55,7 +55,7 @@
55
55
 		interrupt-parent = <&avic>;
56
56
 		ranges;
57
57
 
58
-		iram: iram@1fffc000 {
58
+		iram: sram@1fffc000 {
59
59
 			compatible = "mmio-sram";
60
60
 			reg = <0x1fffc000 0x4000>;
61
61
 			#address-cells = <1>;
..
..
@@ -63,7 +63,7 @@
63
63
 			ranges = <0 0x1fffc000 0x4000>;
64
64
 		};
65
65
 
66
-		aips@43f00000 { /* AIPS1 */
66
+		bus@43f00000 { /* AIPS1 */
67
67
 			compatible = "fsl,aips-bus", "simple-bus";
68
68
 			#address-cells = <1>;
69
69
 			#size-cells = <1>;
..
..
@@ -173,7 +173,7 @@
173
173
 			reg = <0x50000000 0x100000>;
174
174
 			ranges;
175
175
 
176
-			sdhci1: sdhci@50004000 {
176
+			sdhci1: mmc@50004000 {
177
177
 				compatible = "fsl,imx31-mmc";
178
178
 				reg = <0x50004000 0x4000>;
179
179
 				interrupts = <9>;
..
..
@@ -184,7 +184,7 @@
184
184
 				status = "disabled";
185
185
 			};
186
186
 
187
-			sdhci2: sdhci@50008000 {
187
+			sdhci2: mmc@50008000 {
188
188
 				compatible = "fsl,imx31-mmc";
189
189
 				reg = <0x50008000 0x4000>;
190
190
 				interrupts = <8>;
..
..
@@ -204,7 +204,7 @@
204
204
 				status = "disabled";
205
205
 			};
206
206
 
207
-			spi2: cspi@50010000 {
207
+			spi2: spi@50010000 {
208
208
 				compatible = "fsl,imx31-cspi";
209
209
 				reg = <0x50010000 0x4000>;
210
210
 				interrupts = <13>;
..
..
@@ -217,7 +217,7 @@
217
217
 				status = "disabled";
218
218
 			};
219
219
 
220
-			iim: iim@5001c000 {
220
+			iim: efuse@5001c000 {
221
221
 				compatible = "fsl,imx31-iim", "fsl,imx27-iim";
222
222
 				reg = <0x5001c000 0x1000>;
223
223
 				interrupts = <19>;
..
..
@@ -225,7 +225,7 @@
225
225
 			};
226
226
 		};
227
227
 
228
-		aips@53f00000 { /* AIPS2 */
228
+		bus@53f00000 { /* AIPS2 */
229
229
 			compatible = "fsl,aips-bus", "simple-bus";
230
230
 			#address-cells = <1>;
231
231
 			#size-cells = <1>;
..
..
@@ -239,7 +239,7 @@
239
239
 				#clock-cells = <1>;
240
240
 			};
241
241
 
242
-			spi3: cspi@53f84000 {
242
+			spi3: spi@53f84000 {
243
243
 				compatible = "fsl,imx31-cspi";
244
244
 				reg = <0x53f84000 0x4000>;
245
245
 				interrupts = <17>;
..
..
@@ -297,7 +297,7 @@
297
297
 				#interrupt-cells = <2>;
298
298
 			};
299
299
 
300
-			sdma: sdma@53fd4000 {
300
+			sdma: dma-controller@53fd4000 {
301
301
 				compatible = "fsl,imx31-sdma";
302
302
 				reg = <0x53fd4000 0x4000>;
303
303
 				interrupts = <34>;
..
..
@@ -327,7 +327,7 @@
327
327
 				interrupts = <26>;
328
328
 				clocks = <&clks 10>, <&clks 42>;
329
329
 				clock-names = "ipg", "per";
330
-				#pwm-cells = <2>;
330
+				#pwm-cells = <3>;
331
331
 				status = "disabled";
332
332
 			};
333
333
 		};