.. | .. |
---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0-only */ |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright (c) 2014 Samsung Electronics Co., Ltd. |
---|
3 | | - * |
---|
4 | | - * This program is free software; you can redistribute it and/or modify |
---|
5 | | - * it under the terms of the GNU General Public License version 2 as |
---|
6 | | - * published by the Free Software Foundation. |
---|
7 | 4 | * |
---|
8 | 5 | * Common Clock Framework support for all PLL's in Samsung platforms |
---|
9 | 6 | */ |
---|
.. | .. |
---|
49 | 46 | */ |
---|
50 | 47 | struct exynos_cpuclk { |
---|
51 | 48 | struct clk_hw hw; |
---|
52 | | - struct clk_hw *alt_parent; |
---|
| 49 | + const struct clk_hw *alt_parent; |
---|
53 | 50 | void __iomem *ctrl_base; |
---|
54 | 51 | spinlock_t *lock; |
---|
55 | 52 | const struct exynos_cpuclk_cfg_data *cfg; |
---|
.. | .. |
---|
65 | 62 | #define CLK_CPU_HAS_E5433_REGS_LAYOUT (1 << 2) |
---|
66 | 63 | }; |
---|
67 | 64 | |
---|
68 | | -extern int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx, |
---|
| 65 | +int __init exynos_register_cpu_clock(struct samsung_clk_provider *ctx, |
---|
69 | 66 | unsigned int lookup_id, const char *name, |
---|
70 | | - const char *parent, const char *alt_parent, |
---|
| 67 | + const struct clk_hw *parent, const struct clk_hw *alt_parent, |
---|
71 | 68 | unsigned long offset, |
---|
72 | 69 | const struct exynos_cpuclk_cfg_data *cfg, |
---|
73 | 70 | unsigned long num_cfgs, unsigned long flags); |
---|