forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2024-05-10 61598093bbdd283a7edc367d900f223070ead8d2 
 kernel/arch/arm64/boot/dts/rockchip/NK-R36S0.dtsi
....@@ -89,6 +89,24 @@
8989 		regulator-boot-on;
9090     	};
9191 #endif
92
+
93
+		leds: leds {
94
+		compatible = "gpio-leds";
95
+		sig_led: sig_led {
96
+			gpios = <&gpio4 RK_PC3 GPIO_ACTIVE_HIGH>;
97
+			default-state = "on";
98
+		};
99
+	};
100
+	
101
+		leds: leds {
102
+		compatible = "gpio-leds";	
103
+		err_led: err_led {
104
+			gpios = <&gpio4 RK_PD2 GPIO_ACTIVE_HIGH>;
105
+			default-state = "on";
106
+		};
107
+	};
108
+
109
+
92110 	ndj_io_init {
93111          	compatible = "nk_io_control";	
94112 			pinctrl-names = "default";
....@@ -103,6 +121,11 @@
103121 			
104122 			vcc_12v {
105123 				gpio_num = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;  //VCC12_IO_EN_GPIO0_C7_3V3
124
+				gpio_function = <0>;
125
+			};
126
+			
127
+			vcc_3.3v {
128
+				gpio_num = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; //VCC3_IO_EN_GPIO0_C4_3V3
106129 				gpio_function = <0>;
107130 			};
108131 			
....@@ -136,16 +159,16 @@
136159 				gpio_function = <0>;
137160 			};
138161 			
139
-			hp_en {
140
-				gpio_num = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;//HP_EN_GPIO3_A6_3V3
141
-				gpio_function = <0>;
142
-			};
162
+			//gpio99 {
163
+			//	gpio_num = <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>;//HP_EN_GPIO3_A6_3V3
164
+			//	gpio_function = <1>;
165
+			//};
143166 			
144167 			wifi_power_en {
145168 				gpio_num = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
146169 				gpio_function = <0>;
147170 			};
148
-			
171
+	#if 0		
149172 			do1 {
150173 				gpio_num = <&gpio1 RK_PD0 GPIO_ACTIVE_LOW>; 
151174 				gpio_function = <0>;
....@@ -185,6 +208,7 @@
185208 				gpio_num = <&gpio2 RK_PD5 GPIO_ACTIVE_HIGH>;
186209 				gpio_function = <1>;
187210 			};
211
+	#endif
188212 		};
189213 #if 0			
190214 	    nk_io_init {
....@@ -225,8 +249,8 @@
225249 				nodka-lvds = <15>;
226250 
227251 				display-timings {
228
-                native-mode = <&timing0>;
229
-                timing0: timing0 {
252
+                native-mode = <&timing>;
253
+                timing: timing {
230254 					clock-frequency = <72500000>;
231255 					hactive = <1280>;
232256 					vactive = <800>;
....@@ -243,8 +267,8 @@
243267 					};
244268 				};
245269 				ports {
246
-					panel_in: endpoint {
247
-					remote-endpoint = <&edp_out>;
270
+					panel_in_lvds: endpoint {
271
+					remote-endpoint = <&lvds_out>;
248272 						};
249273 					};   
250274 				};
....@@ -336,7 +360,7 @@
336360  */
337361  
338362 &video_phy1 {
339
-	status = "okay";
363
+	status = "disabled";
340364 }; 
341365 &dsi1 {
342366 	status = "disabled";
....@@ -347,11 +371,11 @@
347371 };
348372 
349373 &dsi1_in_vp1 {
350
-	status = "okay";
374
+	status = "disabled";
351375 };
352376 
353377 &dsi1_panel {
354
-	power-supply = <&vcc3v3_lcd1_n>;   //MIPI_3V3EN_GPIO3_A3_d_3V3
378
+//	power-supply = <&vcc3v3_lcd1_n>;   //MIPI_3V3EN_GPIO3_A3_d_3V3
355379     vddio-mipi = <&gpio3 RK_PA4 GPIO_ACTIVE_HIGH>; //MIPI_EN_1V8_GPIO3_A4_d_3V3
356380     reset-gpios = <&gpio3 RK_PC7 GPIO_ACTIVE_LOW>; //MIPI_RST_L_GPIO3_C7
357381     vcc-5v-gpio = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; //VCC5_IO_EN_GPIO1_A4_3V3
....@@ -371,20 +395,11 @@
371395 
372396 &edp {
373397     force-hpd;
374
-    status = "okay";
375
-    ports {
376
-        port@1 {
377
-            reg = <1>;
378
-            edp_out: endpoint {
379
-                remote-endpoint = <&panel_in>;
380
-            };
381
-        };
382
-    };
398
+	status = "disabled";
383399 };
384400 
385401 &edp_phy {
386
-  status = "okay";
387
-
402
+	status = "disabled";
388403 };
389404 
390405 &edp_in_vp0 {
....@@ -392,18 +407,40 @@
392407 };
393408 
394409 &edp_in_vp1 {
395
-    status = "okay";
410
+    status = "disabled";
396411 
397412 };
398413 
399414 &route_edp {
400
-    status = "okay";
415
+    status = "disabled";
401416     connect = <&vp1_out_edp>;
402417 };
403418 
404419 &route_edp {
405
-	status = "okay";
420
+	status = "disabled";
406421 };
422
+
423
+&lvds {
424
+	status = "disabled";
425
+	ports {
426
+		port@1 {
427
+			reg = <1>;
428
+			lvds_out:endpoint {
429
+				remote-endpoint = <&panel_in_lvds>;
430
+			};
431
+		};
432
+	};
433
+};
434
+
435
+&route_lvds{
436
+	status = "okay";
437
+	connect = <&vp1_out_lvds>;
438
+};
439
+
440
+&lvds_in_vp1 {
441
+	status = "disabled";
442
+};
443
+
407444 /*
408445 *  edp_end
409446 */
....@@ -448,7 +485,7 @@
448485 	phy-mode = "rgmii";
449486 	clock_in_out = "output";
450487 
451
-	snps,reset-gpio = <&gpio2 RK_PD3 GPIO_ACTIVE_LOW>;
488
+	snps,reset-gpio = <&gpio2 RK_PC6 GPIO_ACTIVE_LOW>;
452489 	snps,reset-active-low;
453490 	/* Reset time is 20ms, 100ms for rtl8211f */
454491 	snps,reset-delays-us = <0 20000 100000>;
....@@ -468,7 +505,9 @@
468505 	rx_delay = <0x2f>;
469506 
470507 	phy-handle = <&rgmii_phy0>;
508
+	
471509 	status = "disabled";
510
+	
472511 };
473512 
474513 &gmac1 {
....@@ -502,9 +541,7 @@
502541  * power-supply should switche to vcc3v3_lcd1_n
503542  * when mipi panel is connected to dsi1.
504543  */
505
-&gt1x {
506
-	power-supply = <&vcc3v3_lcd0_n>;
507
-};
544
+
508545 
509546 &i2c3 {
510547 	status = "okay";
....@@ -523,7 +560,7 @@
523560 };
524561 
525562 &i2c4 {
526
-	status = "okay";
563
+	status = "disabled";
527564 	gc8034: gc8034@37 {
528565 		compatible = "galaxycore,gc8034";
529566 		status = "okay";
....@@ -535,7 +572,6 @@
535572 		reset-gpios = <&gpio3 RK_PB6 GPIO_ACTIVE_LOW>;
536573 		pwdn-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_LOW>;
537574 		rockchip,grf = <&grf>;
538
-		power-domains = <&power RK3568_PD_VI>;
539575 		rockchip,camera-module-index = <0>;
540576 		rockchip,camera-module-facing = "back";
541577 		rockchip,camera-module-name = "RK-CMK-8M-2-v1";
....@@ -569,7 +605,7 @@
569605 		};
570606 	};
571607 	ov5695: ov5695@36 {
572
-		status = "okay";
608
+		status = "disabled";
573609 		compatible = "ovti,ov5695";
574610 		reg = <0x36>;
575611 		clocks = <&cru CLK_CIF_OUT>;
....@@ -622,7 +658,7 @@
622658 
623659 
624660 &pcie30phy {
625
-	status = "okay";
661
+	status = "disabled";
626662 };
627663 
628664 &pcie2x1 {
....@@ -673,7 +709,7 @@
673709 							<4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
674710 							<1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
675711 							<0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>,
676
-							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>, 
712
+							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
677713 							<1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
678714 							<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>,
679715 							<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
....@@ -681,11 +717,21 @@
681717 							<3 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>,
682718 							<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>,
683719 							<3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,
720
+							<3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
721
+							<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
722
+							<3 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,
684723 							<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>,
685
-							<2 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,//93 SPI2_CS0_M1_3V3
686
-							<2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>,//94 SPI2_MOSI_M1_3V3
687
-							<2 RK_PD7 RK_FUNC_GPIO &pcfg_pull_none>,//95 SPI2_MISO_M1_3V3
688
-							<3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>,//96 SPI2_CLK_M1_3V3
724
+							<0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B0_u_3V3  DO1
725
+							<0 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B3_u_3V3  DO2
726
+							<0 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B4_u_3V3  DO3
727
+							<0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B5_u_3V3  DO4
728
+							<0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_B6_u_3V3  DO5
729
+							
730
+							<0 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C0_d_3V3 DI1_1
731
+							<0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C1_d_3V3 DI2_1
732
+							<0 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C2_d_3V3 DI3_1
733
+							<0 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C3_d_3V3 DI4_1
734
+							<0 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>,//GPIO0_C5_d_3V3 DI5_1
689735 							<0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
690736 		};
691737 	};
....@@ -712,8 +758,6 @@
712758 		};
713759 	};
714760 };
715
-
716
-
717761 
718762 
719763 
....@@ -753,15 +797,6 @@
753797 	pinctrl-0 = <&uart8m0_xfer &uart8m0_ctsn>;
754798 };
755799 
756
-&vcc3v3_lcd0_n {
757
-	gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; 
758
-	enable-active-high;
759
-};
760
-
761
-&vcc3v3_lcd1_n {
762
-	gpio = <&gpio3 RK_PA3 GPIO_ACTIVE_HIGH>; //MIPI_3V3EN_GPIO3_A3_d_3V3
763
-	enable-active-high;
764
-};
765800 
766801 &wireless_wlan {
767802 	pinctrl-names = "default";
....@@ -781,17 +816,17 @@
781816 	BT,reset_gpio    = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
782817     BT,wake_gpio     = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>;
783818     BT,wake_host_irq = <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>;
784
-	status = "okay";
819
+	status = "disabled";
785820 };
786821 
787822 &uart0 {
788
-	status = "okay";
823
+	status = "disabled";
789824 };
790825 
791826 &uart1 {	
792827 	pinctrl-names = "default";	
793828 	pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn>;	
794
-	status = "okay";		
829
+	status = "disabled";		
795830 };
796831 
797832 &uart3 {
....@@ -800,7 +835,7 @@
800835 };
801836 
802837 &uart4 {
803
-	status = "okay";
838
+	status = "disabled";
804839 	pinctrl-0 = <&uart4m1_xfer>;
805840 };
806841 
....@@ -809,12 +844,18 @@
809844 	pinctrl-0 = <&uart5m1_xfer>;
810845 };
811846 
847
+
812848 &uart7 {
813849 	status = "okay";
814850 	pinctrl-0 = <&uart7m1_xfer>;
815851 };
816852 
853
+&uart8 {
854
+	status = "disabled";
855
+	pinctrl-0 = <&uart8m1_xfer>;
856
+};
857
+
817858 &uart9 {
818
-	status = "okay";
859
+	status = "disabled";
819860 	pinctrl-0 = <&uart9m1_xfer>;
820861 };