add ax88772C AX88772C_eeprom_tools

hc

2024-05-10 61598093bbdd283a7edc367d900f223070ead8d2

 kernel/Documentation/devicetree/bindings/usb/exynos-usb.txt
..
..
@@ -12,13 +12,11 @@
12
12
  - interrupts: interrupt number to the cpu.
13
13
  - clocks: from common clock binding: handle to usb clock.
14
14
  - clock-names: from common clock binding: Shall be "usbhost".
15
- - port: if in the SoC there are EHCI phys, they should be listed here.
16
-   One phy per port. Each port should have following entries:
17
-	- reg: port number on EHCI controller, e.g
18
-	       On Exynos5250, port 0 is USB2.0 otg phy
19
-			      port 1 is HSIC phy0
20
-			      port 2 is HSIC phy1
21
-	- phys: from the *Generic PHY* bindings; specifying phy used by port.
15
+ - phys: from the *Generic PHY* bindings; array specifying phy(s) used
16
+   by the root port.
17
+ - phy-names: from the *Generic PHY* bindings; array of the names for
18
+   each phy for the root ports, must be a subset of the following:
19
+   "host", "hsic0", "hsic1".
22
20
 
23
21
 Optional properties:
24
22
  - samsung,vbus-gpio:  if present, specifies the GPIO that
..
..
@@ -35,12 +33,8 @@
35
33
 		clocks = <&clock 285>;
36
34
 		clock-names = "usbhost";
37
35
 
38
-		#address-cells = <1>;
39
-		#size-cells = <0>;
40
-		port@0 {
41
-		    reg = <0>;
42
-		    phys = <&usb2phy 1>;
43
-		};
36
+		phys = <&usb2phy 1>;
37
+		phy-names = "host";
44
38
 	};
45
39
 
46
40
 OHCI
..
..
@@ -52,13 +46,11 @@
52
46
  - interrupts: interrupt number to the cpu.
53
47
  - clocks: from common clock binding: handle to usb clock.
54
48
  - clock-names: from common clock binding: Shall be "usbhost".
55
- - port: if in the SoC there are OHCI phys, they should be listed here.
56
-   One phy per port. Each port should have following entries:
57
-	- reg: port number on OHCI controller, e.g
58
-	       On Exynos5250, port 0 is USB2.0 otg phy
59
-			      port 1 is HSIC phy0
60
-			      port 2 is HSIC phy1
61
-	- phys: from the *Generic PHY* bindings, specifying phy used by port.
49
+ - phys: from the *Generic PHY* bindings; array specifying phy(s) used
50
+   by the root port.
51
+ - phy-names: from the *Generic PHY* bindings; array of the names for
52
+   each phy for the root ports, must be a subset of the following:
53
+   "host", "hsic0", "hsic1".
62
54
 
63
55
 Example:
64
56
 	usb@12120000 {
..
..
@@ -69,13 +61,8 @@
69
61
 		clocks = <&clock 285>;
70
62
 		clock-names = "usbhost";
71
63
 
72
-		#address-cells = <1>;
73
-		#size-cells = <0>;
74
-		port@0 {
75
-		    reg = <0>;
76
-		    phys = <&usb2phy 1>;
77
-		};
78
-
64
+		phys = <&usb2phy 1>;
65
+		phy-names = "host";
79
66
 	};
80
67
 
81
68
 DWC3
..
..
@@ -83,13 +70,22 @@
83
70
  - compatible: should be one of the following -
84
71
 	       "samsung,exynos5250-dwusb3": for USB 3.0 DWC3 controller on
85
72
 					    Exynos5250/5420.
73
+	       "samsung,exynos5433-dwusb3": for USB 3.0 DWC3 controller on
74
+					    Exynos5433.
86
75
 	       "samsung,exynos7-dwusb3": for USB 3.0 DWC3 controller on Exynos7.
87
76
  - #address-cells, #size-cells : should be '1' if the device has sub-nodes
88
77
 				 with 'reg' property.
89
78
  - ranges: allows valid 1:1 translation between child's address space and
90
79
 	   parent's address space
91
80
  - clocks: Clock IDs array as required by the controller.
92
- - clock-names: names of clocks correseponding to IDs in the clock property
81
+ - clock-names: Names of clocks corresponding to IDs in the clock property.
82
+                Following clock names shall be provided for different
83
+                compatibles:
84
+                 - samsung,exynos5250-dwusb3: "usbdrd30",
85
+                 - samsung,exynos5433-dwusb3: "aclk", "susp_clk", "pipe_pclk",
86
+                                              "phyclk",
87
+                 - samsung,exynos7-dwusb3: "usbdrd30", "usbdrd30_susp_clk",
88
+                                           "usbdrd30_axius_clk"
93
89
  - vdd10-supply: 1.0V powr supply
94
90
  - vdd33-supply: 3.0V/3.3V power supply
95
91