| .. | .. |
|---|
| 13 | 13 | Required properties: |
|---|
| 14 | 14 | - compatible: Should be |
|---|
| 15 | 15 | "socionext,uniphier-pro4-usb3-regulator" - for Pro4 SoC |
|---|
| 16 | + "socionext,uniphier-pro5-usb3-regulator" - for Pro5 SoC |
|---|
| 16 | 17 | "socionext,uniphier-pxs2-usb3-regulator" - for PXs2 SoC |
|---|
| 17 | 18 | "socionext,uniphier-ld20-usb3-regulator" - for LD20 SoC |
|---|
| 18 | 19 | "socionext,uniphier-pxs3-usb3-regulator" - for PXs3 SoC |
|---|
| .. | .. |
|---|
| 20 | 21 | - clocks: A list of phandles to the clock gate for USB3 glue layer. |
|---|
| 21 | 22 | According to the clock-names, appropriate clocks are required. |
|---|
| 22 | 23 | - clock-names: Should contain |
|---|
| 23 | | - "gio", "link" - for Pro4 SoC |
|---|
| 24 | + "gio", "link" - for Pro4 and Pro5 SoCs |
|---|
| 24 | 25 | "link" - for others |
|---|
| 25 | 26 | - resets: A list of phandles to the reset control for USB3 glue layer. |
|---|
| 26 | 27 | According to the reset-names, appropriate resets are required. |
|---|
| 27 | 28 | - reset-names: Should contain |
|---|
| 28 | | - "gio", "link" - for Pro4 SoC |
|---|
| 29 | + "gio", "link" - for Pro4 and Pro5 SoCs |
|---|
| 29 | 30 | "link" - for others |
|---|
| 30 | 31 | |
|---|
| 31 | 32 | See Documentation/devicetree/bindings/regulator/regulator.txt |
|---|