add ax88772C AX88772C_eeprom_tools

hc

2024-05-10 61598093bbdd283a7edc367d900f223070ead8d2

 kernel/Documentation/devicetree/bindings/pci/ti-pci.txt
..
..
@@ -1,14 +1,21 @@
1
1
 TI PCI Controllers
2
2
 
3
3
 PCIe DesignWare Controller
4
- - compatible: Should be "ti,dra7-pcie" for RC
5
-	       Should be "ti,dra7-pcie-ep" for EP
4
+ - compatible: Should be "ti,dra7-pcie" for RC (deprecated)
5
+	       Should be "ti,dra7-pcie-ep" for EP (deprecated)
6
+	       Should be "ti,dra746-pcie-rc" for dra74x/dra76 in RC mode
7
+	       Should be "ti,dra746-pcie-ep" for dra74x/dra76 in EP mode
8
+	       Should be "ti,dra726-pcie-rc" for dra72x in RC mode
9
+	       Should be "ti,dra726-pcie-ep" for dra72x in EP mode
6
10
  - phys : list of PHY specifiers (used by generic PHY framework)
7
11
  - phy-names : must be "pcie-phy0", "pcie-phy1", "pcie-phyN".. based on the
8
12
 	       number of PHYs as specified in *phys* property.
9
13
  - ti,hwmods : Name of the hwmod associated to the pcie, "pcie<X>",
10
14
 	       where <X> is the instance number of the pcie from the HW spec.
11
15
  - num-lanes as specified in ../designware-pcie.txt
16
+ - ti,syscon-lane-sel : phandle/offset pair. Phandle to the system control
17
+			module and the register offset to specify lane
18
+			selection.
12
19
 
13
20
 HOST MODE
14
21
 =========
..
..
@@ -26,6 +33,11 @@
26
33
    ranges,
27
34
    interrupt-map-mask,
28
35
    interrupt-map : as specified in ../designware-pcie.txt
36
+ - ti,syscon-unaligned-access: phandle to the syscon DT node. The 1st argument
37
+			       should contain the register offset within syscon
38
+			       and the 2nd argument should contain the bit field
39
+			       for setting the bit to enable unaligned
40
+			       access.
29
41
 
30
42
 DEVICE MODE
31
43
 ===========