add ax88772C AX88772C_eeprom_tools

hc

2024-05-10 61598093bbdd283a7edc367d900f223070ead8d2

 kernel/Documentation/devicetree/bindings/pci/qcom,pcie.txt
..
..
@@ -5,11 +5,14 @@
5
5
 	Value type: <stringlist>
6
6
 	Definition: Value should contain
7
7
 			- "qcom,pcie-ipq8064" for ipq8064
8
+			- "qcom,pcie-ipq8064-v2" for ipq8064 rev 2 or ipq8065
8
9
 			- "qcom,pcie-apq8064" for apq8064
9
10
 			- "qcom,pcie-apq8084" for apq8084
10
11
 			- "qcom,pcie-msm8996" for msm8996 or apq8096
11
12
 			- "qcom,pcie-ipq4019" for ipq4019
12
13
 			- "qcom,pcie-ipq8074" for ipq8074
14
+			- "qcom,pcie-qcs404" for qcs404
15
+			- "qcom,pcie-sdm845" for sdm845
13
16
 
14
17
 - reg:
15
18
 	Usage: required
..
..
@@ -88,6 +91,8 @@
88
91
 	Definition: Should contain the following entries
89
92
 			- "core"	Clocks the pcie hw block
90
93
 			- "phy"		Clocks the pcie PHY block
94
+			- "aux" 	Clocks the pcie AUX block
95
+			- "ref" 	Clocks the pcie ref block
91
96
 - clock-names:
92
97
 	Usage: required for apq8084/ipq4019
93
98
 	Value type: <stringlist>
..
..
@@ -115,6 +120,27 @@
115
120
 			- "axi_s"	AXI Slave clock
116
121
 			- "ahb"		AHB clock
117
122
 			- "aux"		Auxiliary clock
123
+
124
+- clock-names:
125
+	Usage: required for qcs404
126
+	Value type: <stringlist>
127
+	Definition: Should contain the following entries
128
+			- "iface"	AHB clock
129
+			- "aux"		Auxiliary clock
130
+			- "master_bus"	AXI Master clock
131
+			- "slave_bus"	AXI Slave clock
132
+
133
+-clock-names:
134
+	Usage: required for sdm845
135
+	Value type: <stringlist>
136
+	Definition: Should contain the following entries
137
+			- "aux"		Auxiliary clock
138
+			- "cfg"		Configuration clock
139
+			- "bus_master"	Master AXI clock
140
+			- "bus_slave"	Slave AXI clock
141
+			- "slave_q2a"	Slave Q2A clock
142
+			- "tbu"		PCIe TBU clock
143
+			- "pipe"	PIPE clock
118
144
 
119
145
 - resets:
120
146
 	Usage: required
..
..
@@ -154,6 +180,7 @@
154
180
 			- "pwr"			PWR reset
155
181
 			- "ahb"			AHB reset
156
182
 			- "phy_ahb"		PHY AHB reset
183
+			- "ext"			EXT reset
157
184
 
158
185
 - reset-names:
159
186
 	Usage: required for ipq8074
..
..
@@ -166,6 +193,23 @@
166
193
 			- "axi_s"		AXI Slave reset
167
194
 			- "ahb"			AHB Reset
168
195
 			- "axi_m_sticky"	AXI Master Sticky reset
196
+
197
+- reset-names:
198
+	Usage: required for qcs404
199
+	Value type: <stringlist>
200
+	Definition: Should contain the following entries
201
+			- "axi_m"		AXI Master reset
202
+			- "axi_s"		AXI Slave reset
203
+			- "axi_m_sticky"	AXI Master Sticky reset
204
+			- "pipe_sticky"		PIPE sticky reset
205
+			- "pwr"			PWR reset
206
+			- "ahb"			AHB reset
207
+
208
+- reset-names:
209
+	Usage: required for sdm845
210
+	Value type: <stringlist>
211
+	Definition: Should contain the following entries
212
+			- "pci"			PCIe core reset
169
213
 
170
214
 - power-domains:
171
215
 	Usage: required for apq8084 and msm8996/apq8096
..
..
@@ -195,12 +239,12 @@
195
239
 	Definition: A phandle to the PCIe endpoint power supply
196
240
 
197
241
 - phys:
198
-	Usage: required for apq8084
242
+	Usage: required for apq8084 and qcs404
199
243
 	Value type: <phandle>
200
244
 	Definition: List of phandle(s) as listed in phy-names property
201
245
 
202
246
 - phy-names:
203
-	Usage: required for apq8084
247
+	Usage: required for apq8084 and qcs404
204
248
 	Value type: <stringlist>
205
249
 	Definition: Should contain "pciephy"
206
250
 
..
..
@@ -237,14 +281,17 @@
237
281
 				<0 0 0 4 &intc 0 39 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
238
282
 		clocks = <&gcc PCIE_A_CLK>,
239
283
 			 <&gcc PCIE_H_CLK>,
240
-			 <&gcc PCIE_PHY_CLK>;
241
-		clock-names = "core", "iface", "phy";
284
+			 <&gcc PCIE_PHY_CLK>,
285
+			 <&gcc PCIE_AUX_CLK>,
286
+			 <&gcc PCIE_ALT_REF_CLK>;
287
+		clock-names = "core", "iface", "phy", "aux", "ref";
242
288
 		resets = <&gcc PCIE_ACLK_RESET>,
243
289
 			 <&gcc PCIE_HCLK_RESET>,
244
290
 			 <&gcc PCIE_POR_RESET>,
245
291
 			 <&gcc PCIE_PCI_RESET>,
246
-			 <&gcc PCIE_PHY_RESET>;
247
-		reset-names = "axi", "ahb", "por", "pci", "phy";
292
+			 <&gcc PCIE_PHY_RESET>,
293
+			 <&gcc PCIE_EXT_RESET>;
294
+		reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
248
295
 		pinctrl-0 = <&pcie_pins_default>;
249
296
 		pinctrl-names = "default";
250
297
 	};