| .. | .. |
|---|
| 15 | 15 | Optional properties: |
|---|
| 16 | 16 | - arm,primecell-periphid : contains the PrimeCell Peripheral ID, it overrides |
|---|
| 17 | 17 | the ID provided by the HW |
|---|
| 18 | +- resets : phandle to internal reset line. |
|---|
| 19 | + Should be defined for sdmmc variant. |
|---|
| 18 | 20 | - vqmmc-supply : phandle to the regulator device tree node, mentioned |
|---|
| 19 | 21 | as the VCCQ/VDD_IO supply in the eMMC/SD specs. |
|---|
| 22 | +specific for ux500 variant: |
|---|
| 20 | 23 | - st,sig-dir-dat0 : bus signal direction pin used for DAT[0]. |
|---|
| 21 | 24 | - st,sig-dir-dat2 : bus signal direction pin used for DAT[2]. |
|---|
| 22 | 25 | - st,sig-dir-dat31 : bus signal direction pin used for DAT[3] and DAT[1]. |
|---|
| .. | .. |
|---|
| 24 | 27 | - st,sig-dir-cmd : cmd signal direction pin used for CMD. |
|---|
| 25 | 28 | - st,sig-pin-fbclk : feedback clock signal pin used. |
|---|
| 26 | 29 | |
|---|
| 30 | +specific for sdmmc variant: |
|---|
| 31 | +- reg : a second base register may be defined if a delay |
|---|
| 32 | + block is present and used for tuning. |
|---|
| 33 | +- st,sig-dir : signal direction polarity used for cmd, dat0 dat123. |
|---|
| 34 | +- st,neg-edge : data & command phase relation, generated on |
|---|
| 35 | + sd clock falling edge. |
|---|
| 36 | +- st,use-ckin : use ckin pin from an external driver to sample |
|---|
| 37 | + the receive data (example: with voltage |
|---|
| 38 | + switch transceiver). |
|---|
| 39 | + |
|---|
| 27 | 40 | Deprecated properties: |
|---|
| 28 | 41 | - mmc-cap-mmc-highspeed : indicates whether MMC is high speed capable. |
|---|
| 29 | 42 | - mmc-cap-sd-highspeed : indicates whether SD is high speed capable. |
|---|