修改GPIO导出默认初始值

hc

2024-10-16 50a212ec906f7524620675f0c57357691c26c81f

 kernel/drivers/scsi/qla4xxx/ql4_83xx.c
..
..
@@ -1,8 +1,7 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * QLogic iSCSI HBA Driver
3
4
  * Copyright (c)   2003-2013 QLogic Corporation
4
- *
5
- * See LICENSE.qla4xxx for copyright and licensing details.
6
5
  */
7
6
 
8
7
 #include <linux/ratelimit.h>
..
..
@@ -1406,16 +1405,16 @@
1406
1405
 static void qla4_83xx_dump_pause_control_regs(struct scsi_qla_host *ha)
1407
1406
 {
1408
1407
 	u32 val = 0, val1 = 0;
1409
-	int i, status = QLA_SUCCESS;
1408
+	int i;
1410
1409
 
1411
-	status = qla4_83xx_rd_reg_indirect(ha, QLA83XX_SRE_SHIM_CONTROL, &val);
1410
+	qla4_83xx_rd_reg_indirect(ha, QLA83XX_SRE_SHIM_CONTROL, &val);
1412
1411
 	DEBUG2(ql4_printk(KERN_INFO, ha, "SRE-Shim Ctrl:0x%x\n", val));
1413
1412
 
1414
1413
 	/* Port 0 Rx Buffer Pause Threshold Registers. */
1415
1414
 	DEBUG2(ql4_printk(KERN_INFO, ha,
1416
1415
 		"Port 0 Rx Buffer Pause Threshold Registers[TC7..TC0]:"));
1417
1416
 	for (i = 0; i < 8; i++) {
1418
-		status = qla4_83xx_rd_reg_indirect(ha,
1417
+		qla4_83xx_rd_reg_indirect(ha,
1419
1418
 				QLA83XX_PORT0_RXB_PAUSE_THRS + (i * 0x4), &val);
1420
1419
 		DEBUG2(pr_info("0x%x ", val));
1421
1420
 	}
..
..
@@ -1426,7 +1425,7 @@
1426
1425
 	DEBUG2(ql4_printk(KERN_INFO, ha,
1427
1426
 		"Port 1 Rx Buffer Pause Threshold Registers[TC7..TC0]:"));
1428
1427
 	for (i = 0; i < 8; i++) {
1429
-		status = qla4_83xx_rd_reg_indirect(ha,
1428
+		qla4_83xx_rd_reg_indirect(ha,
1430
1429
 				QLA83XX_PORT1_RXB_PAUSE_THRS + (i * 0x4), &val);
1431
1430
 		DEBUG2(pr_info("0x%x  ", val));
1432
1431
 	}
..
..
@@ -1437,7 +1436,7 @@
1437
1436
 	DEBUG2(ql4_printk(KERN_INFO, ha,
1438
1437
 		"Port 0 RxB Traffic Class Max Cell Registers[3..0]:"));
1439
1438
 	for (i = 0; i < 4; i++) {
1440
-		status = qla4_83xx_rd_reg_indirect(ha,
1439
+		qla4_83xx_rd_reg_indirect(ha,
1441
1440
 			       QLA83XX_PORT0_RXB_TC_MAX_CELL + (i * 0x4), &val);
1442
1441
 		DEBUG2(pr_info("0x%x  ", val));
1443
1442
 	}
..
..
@@ -1448,7 +1447,7 @@
1448
1447
 	DEBUG2(ql4_printk(KERN_INFO, ha,
1449
1448
 		"Port 1 RxB Traffic Class Max Cell Registers[3..0]:"));
1450
1449
 	for (i = 0; i < 4; i++) {
1451
-		status = qla4_83xx_rd_reg_indirect(ha,
1450
+		qla4_83xx_rd_reg_indirect(ha,
1452
1451
 			       QLA83XX_PORT1_RXB_TC_MAX_CELL + (i * 0x4), &val);
1453
1452
 		DEBUG2(pr_info("0x%x  ", val));
1454
1453
 	}
..
..
@@ -1459,15 +1458,11 @@
1459
1458
 	DEBUG2(ql4_printk(KERN_INFO, ha,
1460
1459
 			  "Port 0 RxB Rx Traffic Class Stats [TC7..TC0]"));
1461
1460
 	for (i = 7; i >= 0; i--) {
1462
-		status = qla4_83xx_rd_reg_indirect(ha,
1463
-						   QLA83XX_PORT0_RXB_TC_STATS,
1464
-						   &val);
1461
+		qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT0_RXB_TC_STATS, &val);
1465
1462
 		val &= ~(0x7 << 29);    /* Reset bits 29 to 31 */
1466
1463
 		qla4_83xx_wr_reg_indirect(ha, QLA83XX_PORT0_RXB_TC_STATS,
1467
1464
 					  (val | (i << 29)));
1468
-		status = qla4_83xx_rd_reg_indirect(ha,
1469
-						   QLA83XX_PORT0_RXB_TC_STATS,
1470
-						   &val);
1465
+		qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT0_RXB_TC_STATS, &val);
1471
1466
 		DEBUG2(pr_info("0x%x  ", val));
1472
1467
 	}
1473
1468
 
..
..
@@ -1477,24 +1472,18 @@
1477
1472
 	DEBUG2(ql4_printk(KERN_INFO, ha,
1478
1473
 			  "Port 1 RxB Rx Traffic Class Stats [TC7..TC0]"));
1479
1474
 	for (i = 7; i >= 0; i--) {
1480
-		status = qla4_83xx_rd_reg_indirect(ha,
1481
-						   QLA83XX_PORT1_RXB_TC_STATS,
1482
-						   &val);
1475
+		qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT1_RXB_TC_STATS, &val);
1483
1476
 		val &= ~(0x7 << 29);    /* Reset bits 29 to 31 */
1484
1477
 		qla4_83xx_wr_reg_indirect(ha, QLA83XX_PORT1_RXB_TC_STATS,
1485
1478
 					  (val | (i << 29)));
1486
-		status = qla4_83xx_rd_reg_indirect(ha,
1487
-						   QLA83XX_PORT1_RXB_TC_STATS,
1488
-						   &val);
1479
+		qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT1_RXB_TC_STATS, &val);
1489
1480
 		DEBUG2(pr_info("0x%x  ", val));
1490
1481
 	}
1491
1482
 
1492
1483
 	DEBUG2(pr_info("\n"));
1493
1484
 
1494
-	status = qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT2_IFB_PAUSE_THRS,
1495
-					   &val);
1496
-	status = qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT3_IFB_PAUSE_THRS,
1497
-					   &val1);
1485
+	qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT2_IFB_PAUSE_THRS, &val);
1486
+	qla4_83xx_rd_reg_indirect(ha, QLA83XX_PORT3_IFB_PAUSE_THRS, &val1);
1498
1487
 
1499
1488
 	DEBUG2(ql4_printk(KERN_INFO, ha,
1500
1489
 			  "IFB-Pause Thresholds: Port 2:0x%x, Port 3:0x%x\n",