| .. | .. |
|---|
| 2443 | 2443 | NDTR1_WAIT_MODE; |
|---|
| 2444 | 2444 | } |
|---|
| 2445 | 2445 | |
|---|
| 2446 | + /* |
|---|
| 2447 | + * Reset nfc->selected_chip so the next command will cause the timing |
|---|
| 2448 | + * registers to be updated in marvell_nfc_select_target(). |
|---|
| 2449 | + */ |
|---|
| 2450 | + nfc->selected_chip = NULL; |
|---|
| 2451 | + |
|---|
| 2446 | 2452 | return 0; |
|---|
| 2447 | 2453 | } |
|---|
| 2448 | 2454 | |
|---|
| .. | .. |
|---|
| 2885 | 2891 | regmap_update_bits(sysctrl_base, GENCONF_CLK_GATING_CTRL, |
|---|
| 2886 | 2892 | GENCONF_CLK_GATING_CTRL_ND_GATE, |
|---|
| 2887 | 2893 | GENCONF_CLK_GATING_CTRL_ND_GATE); |
|---|
| 2888 | | - |
|---|
| 2889 | | - regmap_update_bits(sysctrl_base, GENCONF_ND_CLK_CTRL, |
|---|
| 2890 | | - GENCONF_ND_CLK_CTRL_EN, |
|---|
| 2891 | | - GENCONF_ND_CLK_CTRL_EN); |
|---|
| 2892 | 2894 | } |
|---|
| 2893 | 2895 | |
|---|
| 2894 | 2896 | /* Configure the DMA if appropriate */ |
|---|