修改GPIO导出默认初始值

hc

2024-10-16 50a212ec906f7524620675f0c57357691c26c81f

 kernel/arch/arm/boot/dts/rv1106g-evb2-v10-dual-camera.dts
..
..
@@ -64,7 +64,7 @@
64
64
 
65
65
 			csi_dphy_input0: endpoint@0 {
66
66
 				reg = <0>;
67
-				remote-endpoint = <&sc3338_30_out>;
67
+				remote-endpoint = <&sc301iot_out>;
68
68
 				data-lanes = <1 2>;
69
69
 			};
70
70
 		};
..
..
@@ -96,7 +96,7 @@
96
96
 
97
97
 			csi_dphy_input1: endpoint@0 {
98
98
 				reg = <0>;
99
-				remote-endpoint = <&sc3338_32_out>;
99
+				remote-endpoint = <&sc230ai_out>;
100
100
 				data-lanes = <1 2>;
101
101
 			};
102
102
 		};
..
..
@@ -127,43 +127,44 @@
127
127
 &i2c4 {
128
128
 	rockchip,amp-shared;
129
129
 
130
-	sc3338_30: sc3338_30@30 {
131
-		compatible = "smartsens,sc3338";
130
+	sc230ai: sc230ai@30 {
131
+		compatible = "smartsens,sc230ai";
132
132
 		status = "okay";
133
133
 		reg = <0x30>;
134
-		clocks = <&cru MCLK_REF_MIPI0>;
134
+		clocks = <&cru MCLK_REF_MIPI1>;
135
135
 		clock-names = "xvclk";
136
-		pwdn-gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
136
+		reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
137
137
 		pinctrl-names = "default";
138
-		pinctrl-0 = <&mipi_refclk_out0>;
139
-		rockchip,camera-module-index = <0>;
138
+		pinctrl-0 = <&mipi_refclk_out1>;
139
+		rockchip,camera-module-index = <1>;
140
140
 		rockchip,camera-module-facing = "back";
141
-		rockchip,camera-module-name = "FKO1";
142
-		rockchip,camera-module-lens-name = "30IRC-F16";
141
+		rockchip,camera-module-name = "CMK-OT2350-PC1";
142
+		rockchip,camera-module-lens-name = "65IRC-F16";
143
143
 		port {
144
-			sc3338_30_out: endpoint {
145
-				remote-endpoint = <&csi_dphy_input0>;
144
+			sc230ai_out: endpoint {
145
+				remote-endpoint = <&csi_dphy_input1>;
146
146
 				data-lanes = <1 2>;
147
147
 			};
148
148
 		};
149
149
 	};
150
150
 
151
-	sc3338_32: sc3338_32@32 {
152
-		compatible = "smartsens,sc3338";
151
+	sc301iot: sc301iot@32 {
152
+		compatible = "smartsens,sc301iot";
153
153
 		status = "okay";
154
154
 		reg = <0x32>;
155
-		clocks = <&cru MCLK_REF_MIPI1>;
155
+		clocks = <&cru MCLK_REF_MIPI0>;
156
156
 		clock-names = "xvclk";
157
-		pwdn-gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
157
+		reset-gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
158
+		pwdn-gpios = <&gpio3 RK_PD2 GPIO_ACTIVE_HIGH>;
158
159
 		pinctrl-names = "default";
159
-		pinctrl-0 = <&mipi_refclk_out1>;
160
-		rockchip,camera-module-index = <1>;
160
+		pinctrl-0 = <&mipi_refclk_out0>;
161
+		rockchip,camera-module-index = <0>;
161
162
 		rockchip,camera-module-facing = "back";
162
-		rockchip,camera-module-name = "FKO1";
163
-		rockchip,camera-module-lens-name = "30IRC-F16";
163
+		rockchip,camera-module-name = "CMK-OT2349-PC1";
164
+		rockchip,camera-module-lens-name = "65IRC-F20";
164
165
 		port {
165
-			sc3338_32_out: endpoint {
166
-				remote-endpoint = <&csi_dphy_input1>;
166
+			sc301iot_out: endpoint {
167
+				remote-endpoint = <&csi_dphy_input0>;
167
168
 				data-lanes = <1 2>;
168
169
 			};
169
170
 		};
..
..
@@ -327,29 +328,29 @@
327
328
 	/* reg's offset MUST match with RTOS */
328
329
 	/*
329
330
 	 * vicap, capture raw10, ceil(w*10/8/256)*256*h *4(buf num)
330
-	 * e.g. 2304x1296: 0xf30000
331
+	 * e.g. 2048x1536: 0xf00000
331
332
 	 * 0x008b0000 = (meta's reg offset) + (meta's reg size)
332
333
 	 *            = 0x00800000 + 0xb0000
333
334
 	 */
334
-	reg = <0x008b0000 0xf30000>;
335
+	reg = <0x008b0000 0xf00000>;
335
336
 };
336
337
 
337
338
 &ramdisk_r {
338
-	reg = <0x17e0000 (10 * 0x00100000)>;
339
+	reg = <0x17b0000 (10 * 0x00100000)>;
339
340
 };
340
341
 
341
342
 &ramdisk_c {
342
-	reg = <0x21e0000 (5 * 0x00100000)>;
343
+	reg = <0x21b0000 (5 * 0x00100000)>;
343
344
 };
344
345
 
345
346
 &rkisp1_thunderboot {
346
347
 	/*
347
348
 	 * vicap, capture raw10, ceil(w*10/8/256)*256*h *4(buf num)
348
-	 * e.g. 2304x1296: 0xf30000
349
-	 * 0x26e0000  = (ramdisk_c's reg offset) + (ramdisk_c's reg size)
350
-	 *            = 0x21e0000 + (5 * 0x00100000)
349
+	 * e.g. 1920x1080: 0xa8c0000
350
+	 * 0x26b0000  = (ramdisk_c's reg offset) + (ramdisk_c's reg size)
351
+	 *            = 0x21b0000 + (5 * 0x00100000)
351
352
 	 */
352
-	reg = <0x26e0000 0xf30000>;
353
+	reg = <0x26b0000 0xa8c000>;
353
354
 };
354
355
 
355
356
 &pinctrl {
..
..
@@ -415,5 +416,5 @@
415
416
 };
416
417
 
417
418
 &usbdrd_dwc3 {
418
-	dr_mode = "peripheral";
419
+	dr_mode = "otg";
419
420
 };