forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2024-10-16 50a212ec906f7524620675f0c57357691c26c81f 
 kernel/arch/arm/boot/dts/imx6qdl-apf6.dtsi
....@@ -1,66 +1,56 @@
1
-/*
2
- * Copyright 2015 Armadeus Systems
3
- *
4
- * This file is dual-licensed: you can use it either under the terms
5
- * of the GPL or the X11 license, at your option. Note that this dual
6
- * licensing only applies to this file, and not this project as a
7
- * whole.
8
- *
9
- *  a) This file is free software; you can redistribute it and/or
10
- *     modify it under the terms of the GNU General Public License as
11
- *     published by the Free Software Foundation; either version 2 of
12
- *     the License, or (at your option) any later version.
13
- *
14
- *     This file is distributed in the hope that it will be useful,
15
- *     but WITHOUT ANY WARRANTY; without even the implied warranty of
16
- *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
- *     GNU General Public License for more details.
18
- *
19
- *     You should have received a copy of the GNU General Public
20
- *     License along with this file; if not, write to the Free
21
- *     Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
22
- *     MA 02110-1301 USA
23
- *
24
- * Or, alternatively,
25
- *
26
- *  b) Permission is hereby granted, free of charge, to any person
27
- *     obtaining a copy of this software and associated documentation
28
- *     files (the "Software"), to deal in the Software without
29
- *     restriction, including without limitation the rights to use,
30
- *     copy, modify, merge, publish, distribute, sublicense, and/or
31
- *     sell copies of the Software, and to permit persons to whom the
32
- *     Software is furnished to do so, subject to the following
33
- *     conditions:
34
- *
35
- *     The above copyright notice and this permission notice shall be
36
- *     included in all copies or substantial portions of the Software.
37
- *
38
- *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
39
- *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
40
- *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
41
- *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
42
- *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
43
- *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
44
- *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
45
- *     OTHER DEALINGS IN THE SOFTWARE.
46
- */
1
+// SPDX-License-Identifier: GPL-2.0+ OR MIT
2
+//
3
+// Copyright 2015 Armadeus Systems <support@armadeus.com>
474 
485 #include <dt-bindings/gpio/gpio.h>
496 #include <dt-bindings/interrupt-controller/irq.h>
507 
8
+/ {
9
+	reg_1p8v: regulator-1p8v {
10
+		compatible = "regulator-fixed";
11
+		regulator-name = "1P8V";
12
+		regulator-min-microvolt = <1800000>;
13
+		regulator-max-microvolt = <1800000>;
14
+		regulator-always-on;
15
+		vin-supply = <&reg_3p3v>;
16
+	};
17
+
18
+	usdhc1_pwrseq: usdhc1-pwrseq {
19
+		compatible = "mmc-pwrseq-simple";
20
+		reset-gpios = <&gpio2 8 GPIO_ACTIVE_LOW>;
21
+		post-power-on-delay-ms = <15>;
22
+		power-off-delay-us = <70>;
23
+	};
24
+};
25
+
5126 &fec {
5227 	pinctrl-names = "default";
5328 	pinctrl-0 = <&pinctrl_enet>;
54
-	phy-mode = "rgmii";
29
+	phy-mode = "rgmii-id";
5530 	phy-reset-duration = <10>;
5631 	phy-reset-gpios = <&gpio1 24 GPIO_ACTIVE_LOW>;
32
+	phy-handle = <&ethphy1>;
5733 	status = "okay";
34
+
35
+	mdio {
36
+		#address-cells = <1>;
37
+		#size-cells = <0>;
38
+
39
+		ethphy1: ethernet-phy@1 {
40
+			compatible = "ethernet-phy-ieee802.3-c22";
41
+			reg = <1>;
42
+			interrupt-parent = <&gpio1>;
43
+			interrupts = <28 IRQ_TYPE_LEVEL_LOW>;
44
+			status = "okay";
45
+		};
46
+	};
5847 };
5948 
6049 /* Bluetooth */
6150 &uart2 {
6251 	pinctrl-names = "default";
6352 	pinctrl-0 = <&pinctrl_uart2>;
53
+	uart-has-rtscts;
6454 	status = "okay";
6555 };
6656 
....@@ -68,6 +58,12 @@
6858 &usdhc1 {
6959 	pinctrl-names = "default";
7060 	pinctrl-0 = <&pinctrl_usdhc1>;
61
+	bus-width = <4>;
62
+	mmc-pwrseq = <&usdhc1_pwrseq>;
63
+	vmmc-supply = <&reg_3p3v>;
64
+	vqmmc-supply = <&reg_1p8v>;
65
+	cap-power-off-card;
66
+	keep-power-in-suspend;
7167 	non-removable;
7268 	status = "okay";
7369 
....@@ -94,65 +90,63 @@
9490 };
9591 
9692 &iomuxc {
97
-	apf6 {
98
-		pinctrl_enet: enetgrp {
99
-			fsl,pins = <
100
-				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b8b0
101
-				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
102
-				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
103
-				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	0x130b0
104
-				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x130b0
105
-				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b030
106
-				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b030
107
-				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b030
108
-				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b030
109
-				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b030
110
-				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b030
111
-				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x13030
112
-				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b030
113
-				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x13030
114
-				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1f030
115
-				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1f030
116
-				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x13030
117
-			>;
118
-		};
93
+	pinctrl_enet: enetgrp {
94
+		fsl,pins = <
95
+			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b8b0
96
+			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
97
+			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
98
+			MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	0x130b0
99
+			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x130b0
100
+			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b030
101
+			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b030
102
+			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b030
103
+			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b030
104
+			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b030
105
+			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b030
106
+			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x13030
107
+			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b030
108
+			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x13030
109
+			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1f030
110
+			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1f030
111
+			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x13030
112
+		>;
113
+	};
119114 
120
-		pinctrl_uart2: uart2grp {
121
-			fsl,pins = <
122
-				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b0
123
-				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	0x1b0b0
124
-				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x1b0b0
125
-				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b0
126
-				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11		0x130b0 /* BT_EN */
127
-			>;
128
-		};
115
+	pinctrl_uart2: uart2grp {
116
+		fsl,pins = <
117
+			MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b0
118
+			MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	0x1b0b0
119
+			MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x1b0b0
120
+			MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b0
121
+			MX6QDL_PAD_SD4_DAT3__GPIO2_IO11		0x130b0 /* BT_EN */
122
+		>;
123
+	};
129124 
130
-		pinctrl_usdhc1: usdhc1grp {
131
-			fsl,pins = <
132
-				MX6QDL_PAD_SD1_CMD__SD1_CMD	0x17059
133
-				MX6QDL_PAD_SD1_CLK__SD1_CLK	0x10059
134
-				MX6QDL_PAD_SD1_DAT0__SD1_DATA0	0x17059
135
-				MX6QDL_PAD_SD1_DAT1__SD1_DATA1	0x17059
136
-				MX6QDL_PAD_SD1_DAT2__SD1_DATA2	0x17059
137
-				MX6QDL_PAD_SD1_DAT3__SD1_DATA3	0x17059
138
-				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08	0x1b0b0 /* WL_EN */
139
-				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10	0x1b0b0 /* WL_IRQ */
140
-			>;
141
-		};
125
+	pinctrl_usdhc1: usdhc1grp {
126
+		fsl,pins = <
127
+			MX6QDL_PAD_SD1_CMD__SD1_CMD	0x17059
128
+			MX6QDL_PAD_SD1_CLK__SD1_CLK	0x10059
129
+			MX6QDL_PAD_SD1_DAT0__SD1_DATA0	0x17059
130
+			MX6QDL_PAD_SD1_DAT1__SD1_DATA1	0x17059
131
+			MX6QDL_PAD_SD1_DAT2__SD1_DATA2	0x17059
132
+			MX6QDL_PAD_SD1_DAT3__SD1_DATA3	0x17059
133
+			MX6QDL_PAD_SD4_DAT0__GPIO2_IO08	0x130b0 /* WL_EN */
134
+			MX6QDL_PAD_SD4_DAT2__GPIO2_IO10	0x130b0 /* WL_IRQ */
135
+		>;
136
+	};
142137 
143
-		pinctrl_usdhc3: usdhc3grp {
144
-			fsl,pins = <
145
-				MX6QDL_PAD_SD3_CMD__SD3_CMD	0x17059
146
-				MX6QDL_PAD_SD3_CLK__SD3_CLK	0x10059
147
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0	0x17059
148
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1	0x17059
149
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2	0x17059
150
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3	0x17059
151
-				MX6QDL_PAD_SD3_DAT4__SD3_DATA4	0x17059
152
-				MX6QDL_PAD_SD3_DAT5__SD3_DATA5	0x17059
153
-				MX6QDL_PAD_SD3_DAT6__SD3_DATA6	0x17059
154
-				MX6QDL_PAD_SD3_DAT7__SD3_DATA7	0x17059
155
-			>;
156
-		};
138
+	pinctrl_usdhc3: usdhc3grp {
139
+		fsl,pins = <
140
+			MX6QDL_PAD_SD3_CMD__SD3_CMD	0x17059
141
+			MX6QDL_PAD_SD3_CLK__SD3_CLK	0x10059
142
+			MX6QDL_PAD_SD3_DAT0__SD3_DATA0	0x17059
143
+			MX6QDL_PAD_SD3_DAT1__SD3_DATA1	0x17059
144
+			MX6QDL_PAD_SD3_DAT2__SD3_DATA2	0x17059
145
+			MX6QDL_PAD_SD3_DAT3__SD3_DATA3	0x17059
146
+			MX6QDL_PAD_SD3_DAT4__SD3_DATA4	0x17059
147
+			MX6QDL_PAD_SD3_DAT5__SD3_DATA5	0x17059
148
+			MX6QDL_PAD_SD3_DAT6__SD3_DATA6	0x17059
149
+			MX6QDL_PAD_SD3_DAT7__SD3_DATA7	0x17059
150
+		>;
157151 	};
158152 };