修改GPIO导出默认初始值

hc

2024-10-16 50a212ec906f7524620675f0c57357691c26c81f

 kernel/arch/arm/boot/dts/exynos5422-odroidxu3-audio.dtsi
..
..
@@ -24,46 +24,18 @@
24
24
 			"Headphone Jack", "MICBIAS",
25
25
 			"IN12", "Headphone Jack",
26
26
 			"Speakers", "SPKL",
27
-			"Speakers", "SPKR";
28
-
29
-		assigned-clocks = <&clock CLK_MOUT_EPLL>,
30
-				<&clock CLK_MOUT_MAU_EPLL>,
31
-				<&clock CLK_MOUT_USER_MAU_EPLL>,
32
-				<&clock_audss EXYNOS_MOUT_AUDSS>,
33
-				<&clock_audss EXYNOS_MOUT_I2S>,
34
-				<&clock_audss EXYNOS_DOUT_SRP>,
35
-				<&clock_audss EXYNOS_DOUT_AUD_BUS>,
36
-				<&clock_audss EXYNOS_DOUT_I2S>;
37
-
38
-		assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
39
-				<&clock CLK_MOUT_EPLL>,
40
-				<&clock CLK_MOUT_MAU_EPLL>,
41
-				<&clock CLK_MAU_EPLL>,
42
-				<&clock_audss EXYNOS_MOUT_AUDSS>;
43
-
44
-		assigned-clock-rates = <0>,
45
-				<0>,
46
-				<0>,
47
-				<0>,
48
-				<0>,
49
-				<196608001>,
50
-				<(196608002 / 2)>,
51
-				<196608000>;
27
+			"Speakers", "SPKR",
28
+			"I2S Playback", "Mixer DAI TX",
29
+			"HiFi Playback", "Mixer DAI TX",
30
+			"Mixer DAI RX", "HiFi Capture";
52
31
 
53
32
 		cpu {
54
-			sound-dai = <&i2s0 0>;
33
+			sound-dai = <&i2s0 0>, <&i2s0 1>;
55
34
 		};
56
35
 		codec {
57
36
 			sound-dai = <&hdmi>, <&max98090>;
58
37
 		};
59
38
 	};
60
-};
61
-
62
-&clock_audss {
63
-	assigned-clocks = <&clock_audss EXYNOS_DOUT_SRP>,
64
-			  <&clock CLK_FOUT_EPLL>;
65
-	assigned-clock-rates = <(196608000 / 256)>,
66
-			       <196608000>;
67
39
 };
68
40
 
69
41
 &hsi2c_5 {
..
..
@@ -81,6 +53,31 @@
81
53
 
82
54
 &i2s0 {
83
55
 	status = "okay";
84
-	assigned-clocks = <&i2s0 CLK_I2S_RCLK_SRC>;
85
-	assigned-clock-parents = <&clock_audss EXYNOS_SCLK_I2S>;
56
+	assigned-clocks = <&clock CLK_MOUT_EPLL>,
57
+			<&clock CLK_MOUT_MAU_EPLL>,
58
+			<&clock CLK_MOUT_USER_MAU_EPLL>,
59
+			<&clock_audss EXYNOS_MOUT_AUDSS>,
60
+			<&clock_audss EXYNOS_MOUT_I2S>,
61
+			<&i2s0 CLK_I2S_RCLK_SRC>,
62
+			<&clock_audss EXYNOS_DOUT_SRP>,
63
+			<&clock_audss EXYNOS_DOUT_AUD_BUS>,
64
+			<&clock_audss EXYNOS_DOUT_I2S>;
65
+
66
+	assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
67
+			<&clock CLK_MOUT_EPLL>,
68
+			<&clock CLK_MOUT_MAU_EPLL>,
69
+			<&clock CLK_MAU_EPLL>,
70
+			<&clock_audss EXYNOS_MOUT_AUDSS>,
71
+			<&clock_audss EXYNOS_SCLK_I2S>;
72
+
73
+	assigned-clock-rates = <0>,
74
+			<0>,
75
+			<0>,
76
+			<0>,
77
+			<0>,
78
+			<0>,
79
+			<196608001>,
80
+			<(196608002 / 2)>,
81
+			<196608000>;
82
+
86
83
 };