| .. | .. |
|---|
| 18 | 18 | #define E1000_FEXTNVM 0x00028 /* Future Extended NVM - RW */ |
|---|
| 19 | 19 | #define E1000_FEXTNVM3 0x0003C /* Future Extended NVM 3 - RW */ |
|---|
| 20 | 20 | #define E1000_FEXTNVM4 0x00024 /* Future Extended NVM 4 - RW */ |
|---|
| 21 | +#define E1000_FEXTNVM5 0x00014 /* Future Extended NVM 5 - RW */ |
|---|
| 21 | 22 | #define E1000_FEXTNVM6 0x00010 /* Future Extended NVM 6 - RW */ |
|---|
| 22 | 23 | #define E1000_FEXTNVM7 0x000E4 /* Future Extended NVM 7 - RW */ |
|---|
| 24 | +#define E1000_FEXTNVM8 0x5BB0 /* Future Extended NVM 8 - RW */ |
|---|
| 23 | 25 | #define E1000_FEXTNVM9 0x5BB4 /* Future Extended NVM 9 - RW */ |
|---|
| 24 | 26 | #define E1000_FEXTNVM11 0x5BBC /* Future Extended NVM 11 - RW */ |
|---|
| 27 | +#define E1000_FEXTNVM12 0x5BC0 /* Future Extended NVM 12 - RW */ |
|---|
| 25 | 28 | #define E1000_PCIEANACFG 0x00F18 /* PCIE Analog Config */ |
|---|
| 29 | +#define E1000_DPGFR 0x00FAC /* Dynamic Power Gate Force Control Register */ |
|---|
| 26 | 30 | #define E1000_FCT 0x00030 /* Flow Control Type - RW */ |
|---|
| 27 | 31 | #define E1000_VET 0x00038 /* VLAN Ether Type - RW */ |
|---|
| 28 | 32 | #define E1000_ICR 0x000C0 /* Interrupt Cause Read - R/clr */ |
|---|
| .. | .. |
|---|
| 234 | 238 | #define E1000_RXMTRL 0x0B634 /* Time sync Rx EtherType and Msg Type - RW */ |
|---|
| 235 | 239 | #define E1000_RXUDP 0x0B638 /* Time Sync Rx UDP Port - RW */ |
|---|
| 236 | 240 | |
|---|
| 241 | +/* PHY registers */ |
|---|
| 242 | +#define I82579_DFT_CTRL PHY_REG(769, 20) |
|---|
| 243 | + |
|---|
| 237 | 244 | #endif |
|---|