forked from ~ljy/RK356X_SDK_RELEASE

hc
2024-05-10 37f49e37ab4cb5d0bc4c60eb5c6d4dd57db767bb
kernel/drivers/clk/st/clkgen-pll.c
....@@ -1,11 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-or-later
12 /*
23 * Copyright (C) 2014 STMicroelectronics (R&D) Limited
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License as published by
6
- * the Free Software Foundation; either version 2 of the License, or
7
- * (at your option) any later version.
8
- *
94 */
105
116 /*
....@@ -65,19 +60,6 @@
6560 static const struct clk_ops stm_pll3200c32_ops;
6661 static const struct clk_ops stm_pll3200c32_a9_ops;
6762 static const struct clk_ops stm_pll4600c28_ops;
68
-
69
-static const struct clkgen_pll_data st_pll3200c32_407_a0 = {
70
- /* 407 A0 */
71
- .pdn_status = CLKGEN_FIELD(0x2a0, 0x1, 8),
72
- .pdn_ctrl = CLKGEN_FIELD(0x2a0, 0x1, 8),
73
- .locked_status = CLKGEN_FIELD(0x2a0, 0x1, 24),
74
- .ndiv = CLKGEN_FIELD(0x2a4, C32_NDIV_MASK, 16),
75
- .idf = CLKGEN_FIELD(0x2a4, C32_IDF_MASK, 0x0),
76
- .num_odfs = 1,
77
- .odf = { CLKGEN_FIELD(0x2b4, C32_ODF_MASK, 0) },
78
- .odf_gate = { CLKGEN_FIELD(0x2b4, 0x1, 6) },
79
- .ops = &stm_pll3200c32_ops,
80
-};
8163
8264 static const struct clkgen_pll_data st_pll3200c32_cx_0 = {
8365 /* 407 C0 PLL0 */
....@@ -604,7 +586,7 @@
604586 {
605587 struct clkgen_pll *pll;
606588 struct clk *clk;
607
- struct clk_init_data init = {};
589
+ struct clk_init_data init;
608590
609591 pll = kzalloc(sizeof(*pll), GFP_KERNEL);
610592 if (!pll)
....@@ -613,7 +595,7 @@
613595 init.name = clk_name;
614596 init.ops = pll_data->ops;
615597
616
- init.flags = pll_flags | CLK_IS_BASIC | CLK_GET_RATE_NOCACHE;
598
+ init.flags = pll_flags | CLK_GET_RATE_NOCACHE;
617599 init.parent_names = &parent_name;
618600 init.num_parents = 1;
619601