.. | .. |
---|
8 | 8 | #ifndef __ASM_SH_MMU_CONTEXT_H |
---|
9 | 9 | #define __ASM_SH_MMU_CONTEXT_H |
---|
10 | 10 | |
---|
11 | | -#ifdef __KERNEL__ |
---|
12 | 11 | #include <cpu/mmu_context.h> |
---|
13 | 12 | #include <asm/tlbflush.h> |
---|
14 | 13 | #include <linux/uaccess.h> |
---|
.. | .. |
---|
48 | 47 | */ |
---|
49 | 48 | #define MMU_VPN_MASK 0xfffff000 |
---|
50 | 49 | |
---|
51 | | -#if defined(CONFIG_SUPERH32) |
---|
52 | 50 | #include <asm/mmu_context_32.h> |
---|
53 | | -#else |
---|
54 | | -#include <asm/mmu_context_64.h> |
---|
55 | | -#endif |
---|
56 | 51 | |
---|
57 | 52 | /* |
---|
58 | 53 | * Get MMU context if needed. |
---|
.. | .. |
---|
73 | 68 | * Flush all TLB and start new cycle. |
---|
74 | 69 | */ |
---|
75 | 70 | local_flush_tlb_all(); |
---|
76 | | - |
---|
77 | | -#ifdef CONFIG_SUPERH64 |
---|
78 | | - /* |
---|
79 | | - * The SH-5 cache uses the ASIDs, requiring both the I and D |
---|
80 | | - * cache to be flushed when the ASID is exhausted. Weak. |
---|
81 | | - */ |
---|
82 | | - flush_cache_all(); |
---|
83 | | -#endif |
---|
84 | 71 | |
---|
85 | 72 | /* |
---|
86 | 73 | * Fix version; Note that we avoid version #0 |
---|
.. | .. |
---|
189 | 176 | #define disable_mmu() do { } while (0) |
---|
190 | 177 | #endif |
---|
191 | 178 | |
---|
192 | | -#endif /* __KERNEL__ */ |
---|
193 | 179 | #endif /* __ASM_SH_MMU_CONTEXT_H */ |
---|