hc
2024-05-10 37f49e37ab4cb5d0bc4c60eb5c6d4dd57db767bb
kernel/arch/sh/include/asm/mmu_context.h
....@@ -8,7 +8,6 @@
88 #ifndef __ASM_SH_MMU_CONTEXT_H
99 #define __ASM_SH_MMU_CONTEXT_H
1010
11
-#ifdef __KERNEL__
1211 #include <cpu/mmu_context.h>
1312 #include <asm/tlbflush.h>
1413 #include <linux/uaccess.h>
....@@ -48,11 +47,7 @@
4847 */
4948 #define MMU_VPN_MASK 0xfffff000
5049
51
-#if defined(CONFIG_SUPERH32)
5250 #include <asm/mmu_context_32.h>
53
-#else
54
-#include <asm/mmu_context_64.h>
55
-#endif
5651
5752 /*
5853 * Get MMU context if needed.
....@@ -73,14 +68,6 @@
7368 * Flush all TLB and start new cycle.
7469 */
7570 local_flush_tlb_all();
76
-
77
-#ifdef CONFIG_SUPERH64
78
- /*
79
- * The SH-5 cache uses the ASIDs, requiring both the I and D
80
- * cache to be flushed when the ASID is exhausted. Weak.
81
- */
82
- flush_cache_all();
83
-#endif
8471
8572 /*
8673 * Fix version; Note that we avoid version #0
....@@ -189,5 +176,4 @@
189176 #define disable_mmu() do { } while (0)
190177 #endif
191178
192
-#endif /* __KERNEL__ */
193179 #endif /* __ASM_SH_MMU_CONTEXT_H */