hc
2024-05-10 37f49e37ab4cb5d0bc4c60eb5c6d4dd57db767bb
kernel/arch/arm/mach-davinci/board-neuros-osd2.c
....@@ -90,7 +90,7 @@
9090 .core_chipsel = 0,
9191 .parts = davinci_ntosd2_nandflash_partition,
9292 .nr_parts = ARRAY_SIZE(davinci_ntosd2_nandflash_partition),
93
- .ecc_mode = NAND_ECC_HW,
93
+ .engine_type = NAND_ECC_ENGINE_TYPE_ON_HOST,
9494 .ecc_bits = 1,
9595 .bbt_options = NAND_BBT_USE_FLASH,
9696 };
....@@ -130,10 +130,10 @@
130130 };
131131
132132 static const struct gpio_led ntosd2_leds[] = {
133
- { .name = "led1_green", .gpio = GPIO(10), },
134
- { .name = "led1_red", .gpio = GPIO(11), },
135
- { .name = "led2_green", .gpio = GPIO(12), },
136
- { .name = "led2_red", .gpio = GPIO(13), },
133
+ { .name = "led1_green", .gpio = 10, },
134
+ { .name = "led1_red", .gpio = 11, },
135
+ { .name = "led2_green", .gpio = 12, },
136
+ { .name = "led2_red", .gpio = 13, },
137137 };
138138
139139 static struct gpio_led_platform_data ntosd2_leds_data = {
....@@ -214,7 +214,7 @@
214214 * Mux the pins to be GPIOs, VLYNQEN is already done at startup.
215215 * The AEAWx are five new AEAW pins that can be muxed by separately.
216216 * They are a bitmask for GPIO management. According TI
217
- * documentation (http://www.ti.com/lit/gpn/tms320dm6446) to employ
217
+ * documentation (https://www.ti.com/lit/gpn/tms320dm6446) to employ
218218 * gpio(10,11,12,13) for leds any combination of bits works except
219219 * four last. So we are to reset all five.
220220 */
....@@ -231,7 +231,7 @@
231231 /* Maintainer: Neuros Technologies <neuros@groups.google.com> */
232232 .atag_offset = 0x100,
233233 .map_io = davinci_ntosd2_map_io,
234
- .init_irq = davinci_irq_init,
234
+ .init_irq = dm644x_init_irq,
235235 .init_time = dm644x_init_time,
236236 .init_machine = davinci_ntosd2_init,
237237 .init_late = davinci_init_late,