.. | .. |
---|
15 | 15 | #address-cells = <1>; |
---|
16 | 16 | #size-cells = <0>; |
---|
17 | 17 | |
---|
18 | | - cpu@0 { |
---|
| 18 | + cpu0: cpu@0 { |
---|
19 | 19 | compatible = "arm,cortex-a9"; |
---|
20 | 20 | device_type = "cpu"; |
---|
21 | 21 | reg = <0>; |
---|
.. | .. |
---|
44 | 44 | arm-supply = <®_arm>; |
---|
45 | 45 | pu-supply = <®_pu>; |
---|
46 | 46 | soc-supply = <®_soc>; |
---|
| 47 | + nvmem-cells = <&cpu_speed_grade>; |
---|
| 48 | + nvmem-cell-names = "speed_grade"; |
---|
47 | 49 | }; |
---|
48 | 50 | |
---|
49 | 51 | cpu@1 { |
---|
.. | .. |
---|
64 | 66 | 396000 1175000 |
---|
65 | 67 | >; |
---|
66 | 68 | clock-latency = <61036>; /* two CLK32 periods */ |
---|
| 69 | + #cooling-cells = <2>; |
---|
67 | 70 | clocks = <&clks IMX6QDL_CLK_ARM>, |
---|
68 | 71 | <&clks IMX6QDL_CLK_PLL2_PFD2_396M>, |
---|
69 | 72 | <&clks IMX6QDL_CLK_STEP>, |
---|
.. | .. |
---|
81 | 84 | ocram: sram@900000 { |
---|
82 | 85 | compatible = "mmio-sram"; |
---|
83 | 86 | reg = <0x00900000 0x20000>; |
---|
| 87 | + ranges = <0 0x00900000 0x20000>; |
---|
| 88 | + #address-cells = <1>; |
---|
| 89 | + #size-cells = <1>; |
---|
84 | 90 | clocks = <&clks IMX6QDL_CLK_OCRAM>; |
---|
85 | 91 | }; |
---|
86 | 92 | |
---|
87 | | - aips1: aips-bus@2000000 { |
---|
88 | | - iomuxc: iomuxc@20e0000 { |
---|
89 | | - compatible = "fsl,imx6dl-iomuxc"; |
---|
90 | | - }; |
---|
91 | | - |
---|
| 93 | + aips1: bus@2000000 { |
---|
92 | 94 | pxp: pxp@20f0000 { |
---|
93 | 95 | reg = <0x020f0000 0x4000>; |
---|
94 | 96 | interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>; |
---|
.. | .. |
---|
100 | 102 | }; |
---|
101 | 103 | }; |
---|
102 | 104 | |
---|
103 | | - aips2: aips-bus@2100000 { |
---|
| 105 | + aips2: bus@2100000 { |
---|
104 | 106 | i2c4: i2c@21f8000 { |
---|
105 | 107 | #address-cells = <1>; |
---|
106 | 108 | #size-cells = <0>; |
---|
.. | .. |
---|
295 | 297 | compatible = "fsl,imx6dl-hdmi"; |
---|
296 | 298 | }; |
---|
297 | 299 | |
---|
| 300 | +&iomuxc { |
---|
| 301 | + compatible = "fsl,imx6dl-iomuxc"; |
---|
| 302 | +}; |
---|
| 303 | + |
---|
298 | 304 | &ipu1_csi1 { |
---|
299 | 305 | ipu1_csi1_from_ipu1_csi1_mux: endpoint { |
---|
300 | 306 | remote-endpoint = <&ipu1_csi1_mux_to_ipu1_csi1>; |
---|