rk3568 rkbin init

hc

2023-11-06 36f0949ef9854b82a9a3154d970da4e3b8d12a61

 u-boot/arch/arm/dts/rk3568-u-boot.dtsi
..
..
@@ -17,6 +17,15 @@
17
17
 		stdout-path = &uart2;
18
18
 		u-boot,spl-boot-order = &sdmmc0, &sdhci, &nandc0, &spi_nand, &spi_nor;
19
19
 	};
20
+
21
+	secure-otp@fe3a0000 {
22
+		compatible = "rockchip,rk3568-secure-otp";
23
+		reg = <0x0 0xfe3a0000 0x0 0x4000>;
24
+		secure_conf = <0xfdd18008>;
25
+		mask_addr = <0xfe880000>;
26
+		cru_rst_addr = <0xfdd20470>;
27
+		u-boot,dm-spl;
28
+	};
20
29
 };
21
30
 
22
31
 &psci {
..
..
@@ -25,7 +34,7 @@
25
34
 };
26
35
 
27
36
 &crypto {
28
-	u-boot,dm-pre-reloc;
37
+	u-boot,dm-spl;
29
38
 };
30
39
 
31
40
 &uart2 {
..
..
@@ -37,12 +46,12 @@
37
46
 };
38
47
 
39
48
 &grf {
40
-	u-boot,dm-pre-reloc;
49
+	u-boot,dm-spl;
41
50
 	status = "okay";
42
51
 };
43
52
 
44
53
 &pmugrf {
45
-	u-boot,dm-pre-reloc;
54
+	u-boot,dm-spl;
46
55
 	status = "okay";
47
56
 };
48
57
 
..
..
@@ -87,12 +96,12 @@
87
96
 };
88
97
 
89
98
 &cru {
90
-	u-boot,dm-pre-reloc;
99
+	u-boot,dm-spl;
91
100
 	status = "okay";
92
101
 };
93
102
 
94
103
 &pmucru {
95
-	u-boot,dm-pre-reloc;
104
+	u-boot,dm-spl;
96
105
 	status = "okay";
97
106
 };
98
107
 
..
..
@@ -132,7 +141,7 @@
132
141
 };
133
142
 
134
143
 &saradc {
135
-	u-boot,dm-spl;
144
+	u-boot,dm-pre-reloc;
136
145
 	status = "okay";
137
146
 };
138
147
 
..
..
@@ -194,7 +203,7 @@
194
203
 	};
195
204
 };
196
205
 
197
-&gmac0_clkin{
206
+&gmac0_clkin {
198
207
 	u-boot,dm-pre-reloc;
199
208
 };
200
209
 
..
..
@@ -391,15 +400,15 @@
391
400
 };
392
401
 
393
402
 &gpio2 {
394
-	u-boot,dm-pre-reloc;
403
+	u-boot,dm-spl;
395
404
 };
396
405
 
397
406
 &pcfg_pull_none_drv_level_1 {
398
-	u-boot,dm-pre-reloc;
407
+	u-boot,dm-spl;
399
408
 };
400
409
 
401
410
 &pcfg_pull_none_drv_level_2 {
402
-	u-boot,dm-pre-reloc;
411
+	u-boot,dm-spl;
403
412
 };
404
413
 
405
414
 
..
..
@@ -416,10 +425,6 @@
416
425
 };
417
426
 
418
427
 &pcfg_pull_none {
419
-	u-boot,dm-pre-reloc;
420
-};
421
-
422
-&secure_otp {
423
428
 	u-boot,dm-spl;
424
429
 };
425
430