.. | .. |
---|
81 | 81 | #define ADC_DIG_CLK_MASK (0xf << 4) |
---|
82 | 82 | #define ADC_DIG_CLK_SFT 4 |
---|
83 | 83 | #define ADC_DIG_CLK_DIS (0x0 << 4) |
---|
84 | | -#define ADC_DIG_CLK_EN (0xf << 4) |
---|
| 84 | +#define ADC_DIG_CLK_EN (0xe << 4) |
---|
85 | 85 | |
---|
86 | 86 | #define I2STX_CKE_EN (0x1 << 6) |
---|
87 | 87 | #define I2STX_CKE_DIS (0x0 << 6) |
---|
.. | .. |
---|
89 | 89 | #define DAC_DIG_CLK_MASK (0xf << 0) |
---|
90 | 90 | #define DAC_DIG_CLK_SFT 0 |
---|
91 | 91 | #define DAC_DIG_CLK_DIS (0x0 << 0) |
---|
92 | | -#define DAC_DIG_CLK_EN (0xf << 0) |
---|
| 92 | +#define DAC_DIG_CLK_EN (0xe << 0) |
---|
| 93 | + |
---|
| 94 | +#define I2STX_EN_MASK BIT(4) |
---|
| 95 | +#define I2STX_EN BIT(4) |
---|
| 96 | +#define I2STX_DIS 0 |
---|
| 97 | + |
---|
| 98 | +#define I2SRX_EN_MASK BIT(0) |
---|
| 99 | +#define I2SRX_EN BIT(0) |
---|
| 100 | +#define I2SRX_DIS 0 |
---|
93 | 101 | |
---|
94 | 102 | /* RK817_CODEC_APLL_CFG5 */ |
---|
95 | 103 | #define PLL_PW_DOWN (0x01 << 0) |
---|