update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/drivers/tty/serial/serial-tegra.c
..
..
@@ -614,8 +614,9 @@
614
614
 	if (tup->tx_in_progress != TEGRA_UART_TX_DMA)
615
615
 		return;
616
616
 
617
-	dmaengine_terminate_all(tup->tx_dma_chan);
617
+	dmaengine_pause(tup->tx_dma_chan);
618
618
 	dmaengine_tx_status(tup->tx_dma_chan, tup->tx_cookie, &state);
619
+	dmaengine_terminate_all(tup->tx_dma_chan);
619
620
 	count = tup->tx_bytes_requested - state.residue;
620
621
 	async_tx_ack(tup->tx_dma_desc);
621
622
 	uart_xmit_advance(&tup->uport, count);
..
..
@@ -758,8 +759,9 @@
758
759
 		return;
759
760
 	}
760
761
 
761
-	dmaengine_terminate_all(tup->rx_dma_chan);
762
+	dmaengine_pause(tup->rx_dma_chan);
762
763
 	dmaengine_tx_status(tup->rx_dma_chan, tup->rx_cookie, &state);
764
+	dmaengine_terminate_all(tup->rx_dma_chan);
763
765
 
764
766
 	tegra_uart_rx_buffer_push(tup, state.residue);
765
767
 	tup->rx_dma_active = false;
..
..
@@ -992,7 +994,11 @@
992
994
 	tup->ier_shadow = 0;
993
995
 	tup->current_baud = 0;
994
996
 
995
-	clk_prepare_enable(tup->uart_clk);
997
+	ret = clk_prepare_enable(tup->uart_clk);
998
+	if (ret) {
999
+		dev_err(tup->uport.dev, "could not enable clk\n");
1000
+		return ret;
1001
+	}
996
1002
 
997
1003
 	/* Reset the UART controller to clear all previous status.*/
998
1004
 	reset_control_assert(tup->rst);