update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/drivers/media/platform/vsp1/vsp1_pipe.c
..
..
@@ -42,12 +42,60 @@
42
42
 	  VI6_FMT_XRGB_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
43
43
 	  VI6_RPF_DSWAP_P_WDS,
44
44
 	  1, { 16, 0, 0 }, false, false, 1, 1, false },
45
+	{ V4L2_PIX_FMT_RGBA444, MEDIA_BUS_FMT_ARGB8888_1X32,
46
+	  VI6_FMT_RGBA_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
47
+	  VI6_RPF_DSWAP_P_WDS,
48
+	  1, { 16, 0, 0 }, false, false, 1, 1, true },
49
+	{ V4L2_PIX_FMT_RGBX444, MEDIA_BUS_FMT_ARGB8888_1X32,
50
+	  VI6_FMT_RGBX_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
51
+	  VI6_RPF_DSWAP_P_WDS,
52
+	  1, { 16, 0, 0 }, false, false, 1, 1, false },
53
+	{ V4L2_PIX_FMT_ABGR444, MEDIA_BUS_FMT_ARGB8888_1X32,
54
+	  VI6_FMT_ABGR_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
55
+	  VI6_RPF_DSWAP_P_WDS,
56
+	  1, { 16, 0, 0 }, false, false, 1, 1, true },
57
+	{ V4L2_PIX_FMT_XBGR444, MEDIA_BUS_FMT_ARGB8888_1X32,
58
+	  VI6_FMT_ABGR_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
59
+	  VI6_RPF_DSWAP_P_WDS,
60
+	  1, { 16, 0, 0 }, false, false, 1, 1, false },
61
+	{ V4L2_PIX_FMT_BGRA444, MEDIA_BUS_FMT_ARGB8888_1X32,
62
+	  VI6_FMT_BGRA_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
63
+	  VI6_RPF_DSWAP_P_WDS,
64
+	  1, { 16, 0, 0 }, false, false, 1, 1, true },
65
+	{ V4L2_PIX_FMT_BGRX444, MEDIA_BUS_FMT_ARGB8888_1X32,
66
+	  VI6_FMT_BGRA_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
67
+	  VI6_RPF_DSWAP_P_WDS,
68
+	  1, { 16, 0, 0 }, false, false, 1, 1, false },
45
69
 	{ V4L2_PIX_FMT_ARGB555, MEDIA_BUS_FMT_ARGB8888_1X32,
46
70
 	  VI6_FMT_ARGB_1555, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
47
71
 	  VI6_RPF_DSWAP_P_WDS,
48
72
 	  1, { 16, 0, 0 }, false, false, 1, 1, true },
49
73
 	{ V4L2_PIX_FMT_XRGB555, MEDIA_BUS_FMT_ARGB8888_1X32,
50
74
 	  VI6_FMT_XRGB_1555, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
75
+	  VI6_RPF_DSWAP_P_WDS,
76
+	  1, { 16, 0, 0 }, false, false, 1, 1, false },
77
+	{ V4L2_PIX_FMT_RGBA555, MEDIA_BUS_FMT_ARGB8888_1X32,
78
+	  VI6_FMT_RGBA_5551, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
79
+	  VI6_RPF_DSWAP_P_WDS,
80
+	  1, { 16, 0, 0 }, false, false, 1, 1, true },
81
+	{ V4L2_PIX_FMT_RGBX555, MEDIA_BUS_FMT_ARGB8888_1X32,
82
+	  VI6_FMT_RGBX_5551, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
83
+	  VI6_RPF_DSWAP_P_WDS,
84
+	  1, { 16, 0, 0 }, false, false, 1, 1, false },
85
+	{ V4L2_PIX_FMT_ABGR555, MEDIA_BUS_FMT_ARGB8888_1X32,
86
+	  VI6_FMT_ABGR_1555, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
87
+	  VI6_RPF_DSWAP_P_WDS,
88
+	  1, { 16, 0, 0 }, false, false, 1, 1, true },
89
+	{ V4L2_PIX_FMT_XBGR555, MEDIA_BUS_FMT_ARGB8888_1X32,
90
+	  VI6_FMT_ABGR_1555, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
91
+	  VI6_RPF_DSWAP_P_WDS,
92
+	  1, { 16, 0, 0 }, false, false, 1, 1, false },
93
+	{ V4L2_PIX_FMT_BGRA555, MEDIA_BUS_FMT_ARGB8888_1X32,
94
+	  VI6_FMT_BGRA_5551, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
95
+	  VI6_RPF_DSWAP_P_WDS,
96
+	  1, { 16, 0, 0 }, false, false, 1, 1, true },
97
+	{ V4L2_PIX_FMT_BGRX555, MEDIA_BUS_FMT_ARGB8888_1X32,
98
+	  VI6_FMT_BGRA_5551, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
51
99
 	  VI6_RPF_DSWAP_P_WDS,
52
100
 	  1, { 16, 0, 0 }, false, false, 1, 1, false },
53
101
 	{ V4L2_PIX_FMT_RGB565, MEDIA_BUS_FMT_ARGB8888_1X32,
..
..
@@ -68,6 +116,20 @@
68
116
 	{ V4L2_PIX_FMT_XBGR32, MEDIA_BUS_FMT_ARGB8888_1X32,
69
117
 	  VI6_FMT_ARGB_8888, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS,
70
118
 	  1, { 32, 0, 0 }, false, false, 1, 1, false },
119
+	{ V4L2_PIX_FMT_BGRA32, MEDIA_BUS_FMT_ARGB8888_1X32,
120
+	  VI6_FMT_RGBA_8888, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS,
121
+	  1, { 32, 0, 0 }, false, false, 1, 1, true },
122
+	{ V4L2_PIX_FMT_BGRX32, MEDIA_BUS_FMT_ARGB8888_1X32,
123
+	  VI6_FMT_RGBA_8888, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS,
124
+	  1, { 32, 0, 0 }, false, false, 1, 1, false },
125
+	{ V4L2_PIX_FMT_RGBA32, MEDIA_BUS_FMT_ARGB8888_1X32,
126
+	  VI6_FMT_RGBA_8888, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
127
+	  VI6_RPF_DSWAP_P_WDS | VI6_RPF_DSWAP_P_BTS,
128
+	  1, { 32, 0, 0 }, false, false, 1, 1, true },
129
+	{ V4L2_PIX_FMT_RGBX32, MEDIA_BUS_FMT_ARGB8888_1X32,
130
+	  VI6_FMT_RGBA_8888, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
131
+	  VI6_RPF_DSWAP_P_WDS | VI6_RPF_DSWAP_P_BTS,
132
+	  1, { 32, 0, 0 }, false, false, 1, 1, false },
71
133
 	{ V4L2_PIX_FMT_ARGB32, MEDIA_BUS_FMT_ARGB8888_1X32,
72
134
 	  VI6_FMT_ARGB_8888, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |
73
135
 	  VI6_RPF_DSWAP_P_WDS | VI6_RPF_DSWAP_P_BTS,