update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/drivers/media/i2c/maxim4c/maxim4c_mipi_txphy.h
..
..
@@ -53,6 +53,38 @@
53
53
 	u8 vc_ext_en;
54
54
 	u8 clock_master;
55
55
 	u8 clock_mode;
56
+	u8 ssc_ratio;
57
+};
58
+
59
+struct maxim4c_txphy_timing {
60
+	/* 0x8A1 */
61
+	u8 t_hs_przero;
62
+	u8 t_hs_prep;
63
+	u8 t_clk_trail;
64
+	u8 t_clk_przero;
65
+
66
+	/* 0x8A2 */
67
+	u8 t_lpx;
68
+	u8 t_hs_trail;
69
+
70
+	/* 0x8A5 */
71
+	u8 t_clk_prep;
72
+
73
+	/* 0x8A8 */
74
+	u8 t_lpxesc;
75
+
76
+	/* 0x8AE */
77
+	u8 t_t3_post;
78
+	u8 t_t3_prep;
79
+
80
+	/* 0x905 */
81
+	u8 csi2_t_pre;
82
+	/* 0x906 */
83
+	u8 csi2_t_post;
84
+	/* 0x907 */
85
+	u8 csi2_tx_gap;
86
+	/* 0x908,0x909,0x90A */
87
+	u32 csi2_twakeup;
56
88
 };
57
89
 
58
90
 typedef struct maxim4c_mipi_txphy {
..
..
@@ -61,6 +93,9 @@
61
93
 	u8 force_clk0_en; /* DPHY0 enabled as clock */
62
94
 	u8 force_clk3_en; /* DPHY3 enabled as clock */
63
95
 
96
+	u8 timing_override_en;
97
+	struct maxim4c_txphy_timing timing;
98
+
64
99
 	struct maxim4c_txphy_cfg phy_cfg[MAXIM4C_TXPHY_ID_MAX];
65
100
 } maxim4c_mipi_txphy_t;
66
101