update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/drivers/clk/qcom/gpucc-sdm845.c
..
..
@@ -22,8 +22,6 @@
22
22
 #define CX_GMU_CBCR_SLEEP_SHIFT		4
23
23
 #define CX_GMU_CBCR_WAKE_MASK		0xf
24
24
 #define CX_GMU_CBCR_WAKE_SHIFT		8
25
-#define CLK_DIS_WAIT_SHIFT		12
26
-#define CLK_DIS_WAIT_MASK		(0xf << CLK_DIS_WAIT_SHIFT)
27
25
 
28
26
 enum {
29
27
 	P_BI_TCXO,
..
..
@@ -124,6 +122,7 @@
124
122
 static struct gdsc gpu_cx_gdsc = {
125
123
 	.gdscr = 0x106c,
126
124
 	.gds_hw_ctrl = 0x1540,
125
+	.clk_dis_wait_val = 0x8,
127
126
 	.pd = {
128
127
 		.name = "gpu_cx_gdsc",
129
128
 	},
..
..
@@ -195,10 +194,6 @@
195
194
 	mask |= CX_GMU_CBCR_SLEEP_MASK << CX_GMU_CBCR_SLEEP_SHIFT;
196
195
 	value = 0xf << CX_GMU_CBCR_WAKE_SHIFT | 0xf << CX_GMU_CBCR_SLEEP_SHIFT;
197
196
 	regmap_update_bits(regmap, 0x1098, mask, value);
198
-
199
-	/* Configure clk_dis_wait for gpu_cx_gdsc */
200
-	regmap_update_bits(regmap, 0x106c, CLK_DIS_WAIT_MASK,
201
-						8 << CLK_DIS_WAIT_SHIFT);
202
197
 
203
198
 	return qcom_cc_really_probe(pdev, &gpu_cc_sdm845_desc, regmap);
204
199
 }