update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/arch/mips/kernel/asm-offsets.c
..
..
@@ -123,7 +123,6 @@
123
123
 	OFFSET(THREAD_REG31, task_struct, thread.reg31);
124
124
 	OFFSET(THREAD_STATUS, task_struct,
125
125
 	       thread.cp0_status);
126
-	OFFSET(THREAD_FPU, task_struct, thread.fpu);
127
126
 
128
127
 	OFFSET(THREAD_BVADDR, task_struct, \
129
128
 	       thread.cp0_badvaddr);
..
..
@@ -135,8 +134,11 @@
135
134
 	BLANK();
136
135
 }
137
136
 
137
+#ifdef CONFIG_MIPS_FP_SUPPORT
138
138
 void output_thread_fpu_defines(void)
139
139
 {
140
+	OFFSET(THREAD_FPU, task_struct, thread.fpu);
141
+
140
142
 	OFFSET(THREAD_FPR0, task_struct, thread.fpu.fpr[0]);
141
143
 	OFFSET(THREAD_FPR1, task_struct, thread.fpu.fpr[1]);
142
144
 	OFFSET(THREAD_FPR2, task_struct, thread.fpu.fpr[2]);
..
..
@@ -174,6 +176,7 @@
174
176
 	OFFSET(THREAD_MSA_CSR, task_struct, thread.fpu.msacsr);
175
177
 	BLANK();
176
178
 }
179
+#endif
177
180
 
178
181
 void output_mm_defines(void)
179
182
 {
..
..
@@ -341,6 +344,7 @@
341
344
 }
342
345
 #endif
343
346
 
347
+#ifdef CONFIG_MIPS_FP_SUPPORT
344
348
 void output_kvm_defines(void)
345
349
 {
346
350
 	COMMENT(" KVM/MIPS Specific offsets. ");
..
..
@@ -382,6 +386,7 @@
382
386
 	OFFSET(VCPU_MSA_CSR, kvm_vcpu_arch, fpu.msacsr);
383
387
 	BLANK();
384
388
 }
389
+#endif
385
390
 
386
391
 #ifdef CONFIG_MIPS_CPS
387
392
 void output_cps_defines(void)